# LONGTECH OPTICS

Address: 5F No. 88 Sunban South Road Jimei North Area Xiamen China.

## SPECIFICATIONS OF LCD MODULE

MODULE NO : LGC12865A-FSW-GBW

## DOC.REVISION: 00

	SIGNATURE	DATE
PREPARED BY (RD ENGINEER)	QIU	2009-6-5
CHECKED BY	Chen	2009-6-5
APPROVED BY	ye	2009-6-5
	7	2000 0 0

## LONGTECH OPTICS

## **DOCUMENT REVISION HISTORY**

VERSINO	DATE	DESCRIPTION	CHANGED BY
00	Jun-5-2009	First issue	

## CONTENTS

Item	Page
Functions & Features	3
Mechanical specifications	3 3 4
Dimensional Outline	4
Absolute maximum ratings	5 5 5
Block diagram	5
Pin description	
Contrast adjust	6-7
Optical characteristics	8
Electrical characteristics	8
Timing Characteristics	9
Display data RAM	10-11
Instruction description	12
Quality Specifications	1320

## 1. Features


- 1. 128\*65 dots
- 2. 68 or 80 MPU interfaces
- 3. Built-in controller (SPLC501C)
- 4. Display Mode & Backlight Variations
- 5. ROHS Compliant

LCD type	□FSTN	DFSTN DFSTN Negative						
	□STN Yellow 0	Green	ØSTN	Gray			□STN Blue	Negative
View direction	☑6 O'clock			'clock				
Rear Polarizer	□Reflective ØTra		⊠Tran	Transflective		□Transmissive		
Backlight Type	⊠LED			□Internal Power		☑3.0V Input		
Backlight Type		□CCF	L	☑External Power		□5.0V Input		
Backlight Color	⊠White	🗆 Blue	;	□ Amber		□Yellow-Green		
Temperature Range	□Normal		⊠Wide	;			□Super Wid	le
DC to DC circuit	⊠Build-in			□Not	Build-in			
Touch screen	□With			⊠With	out			
Font type	DEnglish-Japanese DEnglish-		ish-European DEnglis		h-Russian	⊠other		

## 2. MECHANICAL SPECIFICATIONS

Module size	59.0mm(L)*39.4mm(W)*5.9mm(H)
Viewing area	52.6mm(L)*27.0mm(W)
Dots size	0.35mm(L)*0.35mm(W)
Dots pitch	0.38mm(L)*0.38mm(W)
Weight	Approx.


3. Outline dimension




## 4. Absolute maximum ratings

ltem	Symbol		Standard		Unit
Power voltage	VDD-VSS	0	-	6.0	V
Input voltage	V <sub>IN</sub>	VSS	-	VDD	v
Operating temperature range	V <sub>OP</sub>	-20	-	+70	ŝ
Storage temperature range	V <sub>ST</sub>	-30	-	+80	C

## 5. Block diagram





## Capacitance: C1=1uF~2.2uF, C=0.47uF~2.2uF 6. Interface pin description

Pin no.	Symbol	External connection	Function
1	/CS	MPU	Used to enter chip select signal
2	/RESET	MPU	Controller reset (module reset)
3	A0	MPU	Register select signal
4	R/W	MPU	Read/write select signal
5	E	MPU	Operation (data read/write) enable signal
6~10	DB0~DB3	MPU Four low order bi-directional three-state data bus Used for data transfer between the MPU and the These four are not used during 4-bit operation.	
11~13	DB4~DB7	MPU	Four high order bi-directional three-state data bus lines.
11~15	004.007	IVIF U	Used for data transfer between the MPU
14	Vdd		Power supply for logic (+5V) for LCM
15	Vss		Signal ground for LCM (GND)
16	VOUT		
17	CAP3-	Power supply	
18	CAP1+		DC/DC voltage converter.
19	CAP1-		DC/DC voltage converter.
20	CAP2-		
21	CAP+		
22~26	V1~V5	Power for LCD	A multi-level power supply for the liquid crystal drive.
27	VR	Fower for LCD	Output voltage regulator terminal.
28	C86	MPU	This is the MPU interface switch terminal.
29	PS	MPU	This is the parallel input/serial data input switch terminal.
30	/IRS	MPU	This terminal selects the resistors for the V5 voltage level adjustment.

## Display data RAM 5.5. Display Data RAM

#### 5.5.1. Display data RAM

The display data RAM is a RAM that stores the dot data for the display. It has a 65 (8 page x 8 bit +1) x 132-bit structure. It is possible to access the desired bit by specifying the page address and the column address. Because, as is shown in Figure 3, the DB7 - 0 display data from the MPU corresponds to the liquid crystal display common direction, there are few constraints at the time of display data transfer when multiple SPLC501C chips are used. Therefore, display structures can be created easily and with a high degree of freedom.




Figure 3

Moreover, reading from and writing to the display RAM in the MPU side is performed through the I/O buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).

#### 5.5.2. The page address circuit

As shown in Figure 4, page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access. Page address 8 (DB3, DB2, DB1, DB0 = 1, 0, 0, 0) is the page for the RAM region used only by the indicators, and only display data DB0 is used.

#### 5.5.3. The column addresses

As is shown in Figure 4, the display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously. Moreover, the increment of column addresses stops with 83H. Because the column address depends ON the page address, it is necessary to re-specify both the page address and the column address when moving, for example, from page 0 column 83H to page 1 column 00H. Furthermore, as is shown in Table 4, the ADC command (segment driver direction select command) can be used to reverse the

relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the LCD module is assembled can be minimized.

#### Table 4

SEG Output	SEG0	SEG131
ADC '0'	0 (H) →	Column Address →83(H)
(DB0) '1'	83(H) ←	Column Address ← 0(H)

#### 5.5.4. The line address circuit

The line address circuit, as shown in Figure 4, specifies the line address relating to the COM output when the contents of the display data RAM are displayed. Using the display start line address set command, which is normally the top line of the display can be specified. This is the COM0 output when the common output mode is normal and the COM63 output for SPLC501C when the common output mode is reversed. The display area is a 65-line area for the SPLC501C from the display start line address. If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, ... etc. can be performed.




Figure 4

#### 5.6. The Display Data Latch Circuit

The display data latch circuit temporarily stores the display data that is output to the liquid crystal driver circuit from the display data RAM. Because the display normal/reverse status, display ON/OFF status, and display all points ON/OFF commands control only the data within the latch, they do not change the data within the display data RAM itself.

#### 5.7. The Oscillator Circuit

This is a CR-type oscillator that produces the display clock. The oscillator circuit is only enabled when MS = 'H' and CLS = 'H'. When CLS = 'L', the oscillation stops, and the display clock is input through the CL terminal.

#### 5.8. The Common Output Status Select

In the SPLC501C chips, the COM output scan direction can be selected by the common output status select command (See Table 5.). Consequently, the constraints in IC layout at the time of LCD module assembly can be minimized.

### 8. Contrast adjust

#### 5.11.2. The voltage regulator circuit

The step-up voltage generated at VouT outputs the liquid crystal driver voltage Vs through the voltage regulator circuit. Because the SPLC501C chips have an internal high-accuracy fixed voltage power supply with a 64-level electronic volume function and internal resistors for the V<sub>5</sub> voltage regulator, systems can be constructed without having to include high-accuracy voltage regulator circuit components. Moreover, in the SPLC501C, two types of thermal gradients have been prepared as V<sub>REG</sub> options: (1) approximately -0.05%/°C and (2) external input (supplied to the VRS terminal).


## 5.11.2.1. When the V₅ voltage regulator internal resistors are used

Through the use of the V<sub>5</sub> voltage regulator internal resistors and the electronic volume function, the liquid crystal power supply voltage, V<sub>5</sub>, can be controlled by commands alone (without adding any external resistors), making it possible to adjust the liquid crystal display brightness. The V<sub>5</sub> voltage can be calculated using equation A-1 over the range where  $|V_5| \le |V_{OUT}|$ . Table 5

Ototwo	COM Scan Direction		
Status	SPLC501C		
Normal	СОМ0→СОМ63		
Reverse	COM63→COM0		

#### 5.9. Display Timing Generator Circuit

The display timing generator circuit generates the timing signal to the line address circuit and the display data latch circuit using the display clock. The display data is latched into the display data latch circuit synchronized with the display clock, and is output to the data driver output terminal. Reading to the display data liquid crystal driver circuits is completely independent of accesses to the display data RAM by the MPU. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, there is absolutely no adverse effect (such as flickering) on the display. Moreover, the display timing generator circuit generates the common timing and the liquid crystal alternating current signal (FR) from the display clock. It generates a drive-wave form using a 2-frame alternating current drive method, as is shown in Figure 5, for the liquid crystal drive circuit.



 $V_{REG}$  is the IC-internal fixed voltage supply, and its voltage at  $T_A = 25^{\circ}$ C is as shown in Table 9.

## LGC12865A-FSW-GBW

Table 9

Equipment Type	Thermal Gradient	Units	VREG	Units
(1) Internal Power Supply	-0.05	[%/°C]	-2.1	[V]
(2) External Input	-	-	VRS	[V]

 $\alpha$  is set to 1 level of 64 possible levels by the electronic volume function depending on the data set in the 6-bit electronic volume register. Table 10 shows the value for depending on the electronic volume register settings.

#### Table 10

DB5	DB4	DB3	DB2	DB1	DB0	α
0	0	0	0	0	0	63
0	0	0	0	0	1	62
0	0	0	0	1	0	61
:	:	:	:	:	:	:
1	1	1	1	0	1	2
1	1	1	1	1	0	1
1	1	1	1	1	1	0

Rb/Ra is the V<sub>5</sub> voltage regulator internal resistor ratio, and can be set to 8 different levels through the V<sub>5</sub> voltage regulator internal resistor ratio set command. The (1 + Rb/Ra) ratio assumes the values shown in Table 11 depending on the 3-bit data settings in the V<sub>5</sub> voltage regulator internal resistor ratio register.

V<sub>5</sub> voltage regulator internal resistance ratio register value and (1 + Rb/Ra) ratio (Reference value)

#### Table 11


			s	PLC501C			
F	Registe	er	Equipment Type by Thermal Gradien [Units: %/℃]				
DB2	DB1	DB0	(1) -0.05	(2) VREG External Input			
0	0	0	3.0	1.5			
0	0	1	3.5	2.0			
0	1	0	4.0	2.5			
0	1	1	4.5	3.0			
1	0	0	5.0	3.5			
1	0	1	5.5	4.0			
1	1	0	6.0	4.5			
1	1	1	6.4	5.0			

## LONGTECH OPTICS

#### 5.11.2.2. When an external resistance is used

#### (i.e., The V₅ Voltage Regulator Internal Resistors are not used) (1)

The liquid crystal power supply voltage V<sub>5</sub> can also be set without using the V<sub>5</sub> voltage regulator internal resistors (IRS terminal = 'L') by adding resistors Ra' and Rb' between VDD and VR, and between VR and V<sub>5</sub>, respectively. When this is done, the use of the electronic volume function makes it possible to adjust the brightness of the liquid crystal display by controlling the liquid crystal power supply voltage V5 through commands. In the range where  $|V_5| < |V_{OUT}|$ , the V<sub>5</sub> voltage can be calculated using equation B-1 based on the external resistance, Ra' and Rb'.



Setup example: When selecting  $T_A = 25^{\circ}C$  and  $V_5 = -7.0V$  for an SPLC501C model where the temperature gradient =  $-0.05\%/^{\circ}C$ . When the central value of the electron volume register is (DB5, DB4, DB3, DB2, DB1, DB0) = (1, 0, 0, 0, 0, 0), then  $\alpha$  = 31 and  $V_{REG}$  = -2.1V. According to equation B-1:

$$V_{5} = \left\{1 + \frac{Rb'}{Ra'}\right\} \bullet V_{EN}$$
$$-7.0V = \left\{1 + \frac{Rb'}{Ra'}\right\} \bullet \left\{1 - \frac{\alpha}{162}\right\} \bullet (-2.1)$$
Equation B-2

Moreover, when the value of the current running through Ra' and Rb' is set to  $5\mu A,$ 

$$Ra' + Rb' = 1.4M\Omega$$
 Equation B-3

Consequently, by equations B-2 and B-3,

$$\frac{Rb'}{Ra'} = 3.12$$
  
Ra' = 340k $\Omega$   
Rb' = 1060k $\Omega$ 

At this time, the Vs voltage variable range and notch width, based on the electron volume function, is as given in Table 12.

Table 12

V <sub>5</sub>	Min.	Тур.	Max.	Units	
Variable	-8.6	-7.0	-5.3	D.C.	
Range	(63 levels)	(central value)	(0 level)	[\]	
Notch width	-	52	-	[mV]	

#### 5.11.2.3. When external resistors are used

(i.e. The V₅ Voltage Regulator Internal Resistors Are Not Used). (2)

When the external resistor described above are used, adding a variable resistor makes it possible to perform fine adjustments on Ra' and Rb', to set the liquid crystal drive voltage V<sub>5</sub>. In this case, the use of the electronic volume function makes it possible to control the liquid crystal power supply voltage V<sub>5</sub> by commands to adjust the liquid crystal display brightness. In the range where | V<sub>5</sub> | < | V<sub>OUT</sub> | the V<sub>5</sub> voltage can be calculated by equation C-1 below based on the R1 and R2 (variable resistor) and R3 settings, where R2 can be subjected to fine adjustments ( $\triangle$ R2).




Figure 10

Setup example: When selecting  $T_A$  = 25 $^\circ\!C$  and  $V_5$  = -5.0V to -9.0V (using R2) for an SPLC501C model where the temperature gradient = -0.05 $\%/^\circ\!C$ .

When the central value for the electronic volume register is set at (DB5, DB4, DB3, DB2, DB1, DB0) = (1, 0, 0, 0, 0, 0),

so, according to equation C-1, when  $\[theta]R2$  = 0 $\Omega$  , in order to make V<sub>5</sub> = -9.0V,

$$-9.0V = \left\{1 + \frac{R_3 + R_2}{R_1}\right\} \bullet \left\{1 - \frac{31}{162}\right\} \bullet (-2.1) \qquad \text{Equation C-2}$$

When  $\triangle R2 = R2$ , in order to make V = -5.0V,

$$-5.0V = \left\{1 + \frac{R_3}{R_1 + R_2}\right\} \bullet \left\{1 - \frac{31}{162}\right\} \bullet (-2.1)$$
 Equation C-3

Moreover, when the current flowing VDD and V5 is set to 5µA,

Equation C-4

R1 + R2 + R3 = 1.4MΩ

With this, according to equation C-2, C-3 and C-4,

R1 = 264kΩ R2 = 211kΩ R3 = 925kΩ

At this time, the V5 voltage variable range and notch width based on the electron volume function is as shown in Table 13.

Table 13

V <sub>5</sub>	Min.	Тур.	Max.	Units
Variable	-8.6	-7.0	-5.3	
Range	(63 levels)	(central value)	(0 level)	[\]
Notch width	-	53	-	[mV]

Note1: When the V<sub>5</sub> voltage regulator internal resistors or the electronic volume function is used, it is necessary to at least set the voltage regulator circuit and the voltage follower circuit to an operating mode using the power control set commands. Moreover, it is necessary to provide a voltage from VOUT when the Booster circuit is OFF.

- Note2: The VR terminal is enabled only when the V<sub>5</sub> voltage regulator internal resistors are not used (i.e. the IRS terminal = 'L'). When the V<sub>5</sub> voltage regulator internal resistors are used (i.e. when the IRS terminal = 'H'), the VR terminal is left open.
- Note3: Because the input impedance of the VR terminal is high, it is necessary to take into consideration short leads, shield cables, etc. to handle noise.

#### 5.11.3. The liquid crystal voltage generator circuit

The V<sub>5</sub> voltage is produced by a resistive voltage divider within the IC, and can be produced at the V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, and V<sub>4</sub> voltage levels required for liquid crystal driving. Moreover, when the voltage follower changes the impedance, it provides V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub> and V<sub>4</sub> to the liquid crystal drive circuit. 1/9 bias or 1/7 bias for SPLC501C can be selected.

#### 5.12. High Power Mode

The power supply circuit equipped in the SPLC501C chips has very low power consumption (normal mode: HPM = 'H'). However, for LCDs or panels with large loads, this low-power power supply may cause display quality to degrade. When this occurs, setting the HPM terminal to 'L' (high power mode) can improve the quality of the display. We recommend that the display be checked on actual equipment to determine whether or not to use this mode. Moreover, if the improvement to the display is inadequate even after high power mode has been set, it is necessary to add a liquid crystal drive power supply externally.

#### 5.13. The Internal Power Supply Shutdown Command Sequence

The sequence shown in Figure 11 is recommended for shutting down the internal power supply. First place the power supply in power SaVer mode and then turn the power supply OFF.




Figure 11

## 9. Optical characteristics

STN type display module (Ta=25°C, VDD=3.3V)

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	
Viewing angle	θ	Cr≥4	-25	-	-	dog	
	Φ	<b>U</b> r≫ <b>4</b>	-30	-	30	deg	
Contrast ratio	Cr		-	2	-	-	
Response time (rise)	Tr	-	-	120	150	ma	
Response time (fall)	Tr	-	-	120	150	ms	


## FSTN type display module (Ta=25°C, VDD=3.3V)

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit
Viewing angle	θ	Cr≥2	-60	-	35	dog
	Ф	Ur ≫2	-40	-	40	deg
Contrast ratio	Cr		-	6	-	-
Response time (rise)	Tr	-	-	150	250	ma
Response time (fall)	Tr	-	-	150	250	ms

## **10. Electrical characteristics**


#### DC characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage for LCD	VDD-V0	Ta =25℃	-	8.8	-	V
Input voltage	Vdd		3.0	3.3	3.5	
Supply current	DD	Ta=25℃, V <sub>DD</sub> =3.3V	-	0.25	0.45	mA
Input leakage current	LKG		-	-	1.0	uA
"H" level input voltage	VIH		2.2	-	Vdd	
"L" level input voltage	VIL	Twice initial value or less	0	-	0.6	
"H" level output voltage	Vон	LOH=-0.25mA	2.4	-	-	V
"L" level output voltage	Vol	LOH=1.6mA	-	-	0.4	
Backlight supply voltage	VF		-	3.0	-	
Backlight supply current	I <sub>LED</sub>	VF=3.0V	-	45	-	mA



## **11. Timing Characteristics**

System bus read/write characteristics 1 (for the 8080 series MPU)




#### 12. (VDD=4.5V to 5.5V, Ta=25C)

			12. (	100 1.	1 10 5.5	v, 1a-23	
Item	Signal	Symbol	Condition	Rat	Unit		
nem	Signai	Symbol	Condition	Min.	Max.	Unit	
Address hold time	AOP	Tah8		0	-	ns	
Address setup time		Taw8		0	-	ns	
System cycle time	AOP	Tcyc8		166	-	ns	
Control L pulse with (/WR)	/WR	Tcclw		30	-	ns	
Control L pulse with (/RD)	/RD	Tcclr		70	-	ns	
Control H pulse with (/WR)	/WR	Techw		30	-	ns	
Control H pulse with (/RD)	/RD	Techr		30	-	ns	
Data setup time		Tds8		30	-	ns	
Address hold time	DB7-0	Tdh8		10	-	ns	
/RD access time	DD/-0	Tacc8	Cl=100pF	-	70	ns	
Output disable time		Toh8	CI-100pr	5.0	50	ns	

### 13. (VDD=2.7V to 4.5V, Ta=25C)

Item	Signal	Symbol	Condition	Rat	ing	Unit	
nem	Sigliai	Symbol	Condition	Min.	Max.	Unit	
Address hold time	AOP	Tah8		0	-	ns	
Address setup time		Taw8		0	-	ns	
System cycle time	AOP	Tcyc8		300	-	ns	
Control L pulse with (/WR)	/WR	Tcclw		60	-	ns	
Control L pulse with (/RD)	/RD	Tcclr		120	-	ns	
Control H pulse with (/WR)	/WR	Techw		60	-	ns	
Control H pulse with (/RD)	/RD	Tcchr		60	-	ns	
Data setup time		Tds8		40	-	ns	
Address hold time	DB7-0	Tdh8		15	-	ns	
/RD access time	DD/-0	Tacc8	C1-100pE	-	140	ns	
Output disable time		Toh8	Cl=100pF	10	100	ns	

System bus read/write characteristics 1 (for the 6800 series MPU)



#### 14. (VDD=4.5V to 5.5V, Ta=25C)

Item		Signal	Symbol	Condition	Rat	Unit	
Item		Signal	Symbol	Condition	Min.	Max.	Unit
Address hold time	AOP	Tah6		0	-	ns	
Address setup time			Taw6		0	-	ns
System cycle time		AOP	Tcyc6		166	-	ns
Data setup time	Data setup time			Cl=100pF	30	-	ns
Data hold time		DB7-0	Tdh6	CI-TOOPI	10	-	ns
Access time		DB/-0	Tacc6		-	70	ns
Output disable time			Toh6		10	50	ns
Enable H pulse time	Read	EP	Tewhr		70	-	ns
Enable 11 pulse time	Write	LI	Tewhw		30	-	ns
Enable L pulse time	Read	EP	Tewlr		30	-	ns
Enable E puise time	Write	LI	Tewlw		30	-	ns

15. (VDD=2.7V to 4.5V, Ta=25C	)
-------------------------------	---

Item		Signal	Symbol	Condition	Rat	Unit		
Item		Signal	Symbol	Condition	Min.	Max.	Unit	
Address hold time		AOP	Tah6		0	-	ns	
Address setup time			Taw6		0	-	ns	
System cycle time		AOP	Tcyc6		300	-	ns	
Data setup time	Data setup time			Cl=100pF	40	-	ns	
Data hold time	Data hold time			CI-T00pr	15	-	ns	
Access time		DB7-0	Tacc6		-	140	ns	
Output disable time			Toh6		10	100	ns	
Enable H pulse time	Read	EP	Tewhr		120	-	ns	
Enable 11 pulse time	Write	LI	Tewhw		60	-	ns	
Enable L pulse time	Read	EP	Tewlr		60	-	ns	
Enable E puise time	Write	11	Tewlw		60	-	ns	

## 12. Table of LCM commands

Command	Com	mand	l Code	ć								Function
	AOP		/RD		DB6	DB	5 D	B4	DB3	DB2	DB1	
	/WR			DB0	-		-		_			
1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD display ON/OFF 0: OFF, 1: ON
2) Display start line set	0	1	0	0	1	Dis	play		rt ado			Set the display RAM display start line address
3) Page address set	0	1	0	1	0	1	1		-	ddress		Sets the display RAM page address
4) Column address set upper bit	0	1	0	0	0	0	1	со	lumn	gnifica addre	SS	Sets the most significant 4 bits of the display RAM column address
Column address set Lower bit	0	1	0	0	0	0	0			ignific addre		Sets the least significant 4 bits of the display RAM column address
5) Status read	0	0	1		Statu	IS		0	0	0	0	Reads the status data
6) Display data write	1	1	0				Writ					Writes the status RAM
<ol><li>Display data read</li></ol>	1	0	1				Rea					Reads from the display RAM
8) ADC select	0	1	0	1	0	1	0	0	0	0	0 1	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
9) Display normal/reverse	0	1	0	1	0	1	0	0	1	1	0 1	Sets the LCD display normal/reverse 0: normal, 1: reverse
10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON
11) LCD bias set	0	1	0	1	0	1	0	0	0	1	0 1	Sets the LCD driver voltage bias ratio SPLC501C0: 1/9, 1: 1/7
12) Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
13) End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
14) Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
15) Common output mode select	0	1	0	1	1	0	0	0 1	*	*	*	Select COM output scan direction 0: normal direction 1: reverse direction
16) Power control set	0	1	0	0 mode	0	1		0	1	Opera	ating	Select internal power supply operating mode
17) V5 voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Re	sistor r	atio	Select internal resistor ratio (Rb/Ra) mode
18) Electronic volume	0	1	0	1	0	0	0	0	0	0	1	Set the V5 output voltage
mode set Electronic volume	0	1	0	*	*	Elec	tron	ic v	olum	e value	e	electronic volume register
register set 19) Static indicator ON/OFF				1	0	1	0	1	1	0	0	0: OFF, 1: ON
Static indicator Register set				*	*	*	*	*	*	Mode	e	Set the flashing mode
20) Page Blink Page selection	0 0	1 1	0 0	1 P7 P0	1 P6			0 P4	1 P3		1 P1	P7-0: 1 – blinking page 0 – no blinking, normal display
21) Driving Mode set Mode selection	0 0	1 1	0 0	1 D1	1 D0	0 0	1 0	0 0	0 0	1 0	0 0	Set the driving mode register Driving capability (D1, D0): (1,1)>(0,0)>(0,1)>(1,0) Display OFF and display all
22) Power saver												points ON compound command


## LGC12865A-FSW-GBW

## **13. QUALITY SPECIFICATIONS**


## 13.1 Standard of the product appearance test

Manner of appearance test: The inspection should be performed in using 20W x 2 fluorescent lamps. Distance between LCM and fluorescent lamps should be 100 cm or more. Distance between LCM and inspector eyes should be 30 cm or more.

Viewing direction for inspection is  $45^{\circ}$  from vertical against LCM.



Definition of zone:



- A Zone: Active display area (minimum viewing area).
- B Zone: Non-active display area (outside viewing area).

# **13.2 Specification of quality assurance** AQL inspection standard


## Defect classification (Note: \* is not including)

Classify		ltem	Note	AQL		
Major	Display state	Short or open circuit	1	0.65		
		LC leakage				
		Flickering				
		No display				
		Wrong viewing direction				
		Contrast defect (dim, ghost)	2			
		Back-light	1,8			
	Non-display	10				
		Wrong or missing component	11			
Minor	Display	Background color deviation	2	1.0		
	state	Black spot and dust	3			
		Line defect, Scratch	4			
		Rainbow	5			
		Chip	6			
		Pin hole	7			
		Protruded	12			
	Polarizer	Bubble and foreign material	3			
	Soldering	dering Poor connection				
	Wire	Poor connection	10			
	ТАВ	Position, Bonding strength	13			

## LGC12865A-FSW-GBW

## Note on defect classification

No.	Item	Criterion					
1	Short or open circuit	Not allow					
	LC leakage						
	Flickering						
	No display						
	Wrong viewing direction						
	Wrong Back-light						
2	Contrast defect	Refer to approval sample					
	Background color deviation						
3	Point defect, Black spot, dust (including Polarizer)	$\bigcup_{\substack{\longleftrightarrow \\ X}} Y$			Point Size ¢≤0.10	Acceptable Qty. Disregard	
	$\phi = (X+Y)/2$			0	$0.10 < \phi \le 0.20$ $0.20 < \phi \le 0.25$ $0.25 < \phi \le 0.30$	3 2 1	
					ф>0.30	Unit: mm	
4	Line defect,	↓ w					
	Scratch		L		Line W	Acceptable Qty.	_
		L			0.015≥W	Disregard	
			3.0≩ 2.0≩		0.03≥W 0.05≥W	2	
			1.0≥		0.1>W	1	
					0.05 <w< td=""><td>Applied as point defect</td><td></td></w<>	Applied as point defect	
						Unit: mm	
5	Rainbow	Not more than t	wo co	lor	changes acr	oss the viewing are	a.



No.	ltem	Criterion		
7	Segment pattern W = Segment width $\phi = (X+Y)/2$	(1) Pin hole $\phi < 0.10$ mm is acceptable. $Y \xrightarrow{X} \\ Y \xrightarrow{X} \\ Y$		
8	Back-light	<ul> <li>(1) The color of backlight should correspond its specification.</li> <li>(2) Not allow flickering</li> </ul>		
9	Soldering	<ul> <li>(1) Not allow heavy dirty and solder ball on PCB.</li> <li>(The size of dirty refer to point and dust defect)</li> <li>(2) Over 50% of lead should be soldered on Land.</li> </ul>		
10	Wire	<ul> <li>(1) Copper wire should not be rusted</li> <li>(2) Not allow crack on copper wire connection.</li> <li>(3) Not allow reversing the position of the flat cable.</li> <li>(4) Not allow exposed copper wire inside the flat cable.</li> </ul>		
11*	PCB	<ul><li>(1) Not allow screw rust or damage.</li><li>(2) Not allow missing or wrong putting of component.</li></ul>		

No	ltem	Criterion			
12	Protruded W: Terminal Width	$W_{\underline{y}}$ $W_{\underline{y}}$ $V_{\underline{y}}$ $V \leq 0.4$ $K \leq X$			
13	ТАВ	1. Position H H H TAB H = TAB $W = W1H = 1/3WH = 1/3H$			
		2 TAB bonding strength test			
		Г ТАВ			
		P (=F/TAB bonding width) ≥650gf/cm ,(speed rate: 1mm/min) 5pcs per SOA (shipment)			
14	Total no. of acceptable Defect	<ul> <li>A. Zone</li> <li>Maximum 2 minor non-conformities per one unit.</li> <li>Defect distance: each point to be separated over 10mm</li> <li>B. Zone</li> <li>It is acceptable when it is no trouble for quality and assembly in customer's end product.</li> </ul>			

## 13.3 Reliability of LCM

Reliability test condition:

Item	Condition	Time (hrs)	Assessment
High temp. Storage	80°C	48	
High temp. Operating	70°C	48	No abnormalities
Low temp. Storage	-30°C	48	in functions
Low temp. Operating	-20°C	48	and appearance
Humidity	40°C/ 90%RH	48	
Temp. Cycle	0°C ← 25°C →50°C (30 min ← 5 min → 30min)	10cycles	

Recovery time should be 24 hours minimum. Moreover, functions, performance and appearance shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions room temperature (20<u>+</u>8°C), normal humidity (below 65% RH), and in the area not exposed to direct sun light.

## 13.4 Precaution for using LCD/LCM

LCD/LCM is assembled and adjusted with a high degree of precision. Do not attempt to make any alteration or modification. The followings should be noted.

### **General Precautions:**

- 1. LCD panel is made of glass. Avoid excessive mechanical shock or applying strong pressure onto the surface of display area.
- 2. The polarizer used on the display surface is easily scratched and damaged. Extreme care should be taken when handling. To clean dust or dirt off the display surface, wipe gently with cotton, or other soft material soaked with isoproply alcohol, ethyl alcohol or trichlorotriflorothane, do not use water, ketone or aromatics and never scrub hard.
- 3. Do not tamper in any way with the tabs on the metal frame.
- 4. Do not make any modification on the PCB without consulting LONGTECH
- 5. When mounting a LCM, make sure that the PCB is not under any stress such as bending

or twisting. Elastomer contacts are very delicate and missing pixels could result from

slight dislocation of any of the elements.

6. Avoid pressing on the metal bezel, otherwise the elastomer connector could be deformed

and lose contact, resulting in missing pixels and also cause rainbow on the display.

7. Be careful not to touch or swallow liquid crystal that might leak from a damaged cell. Any liquid crystal adheres to skin or clothes, wash it off immediately with soap and water.

## **Static Electricity Precautions:**

- 1. CMOS-LSI is used for the module circuit; therefore operators should be grounded whenever he/she comes into contact with the module.
- 2. Do not touch any of the conductive parts such as the LSI pads; the copper leads on the PCB and the interface terminals with any parts of the human body.
- 3. Do not touch the connection terminals of the display with bare hand; it will cause disconnection or defective insulation of terminals.
- 4. The modules should be kept in anti-static bags or other containers resistant to static for storage.
- 5. Only properly grounded soldering irons should be used.
- 6. If an electric screwdriver is used, it should be grounded and shielded to prevent sparks.
- 7. The normal static prevention measures should be observed for work clothes and working benches.
- 8. Since dry air is inductive to static, a relative humidity of 50-60% is recommended.

### **Soldering Precautions:**

- 1. Soldering should be performed only on the I/O terminals.
- 2. Use soldering irons with proper grounding and no leakage.
- 3. Soldering temperature: 280°C+10°C
- 4. Soldering time: 3 to 4 second.
- 5. Use eutectic solder with resin flux filling.
- 6. If flux is used, the LCD surface should be protected to avoid spattering flux.
- 7. Flux residue should be removed.

### **Operation Precautions:**

- 1. The viewing angle can be adjusted by varying the LCD driving voltage Vo.
- 2. Since applied DC voltage causes electro-chemical reactions, which deteriorate the display, the applied pulse waveform should be a symmetric waveform such that no DC component remains. Be sure to use the specified operating voltage.
- 3. Driving voltage should be kept within specified range; excess voltage will shorten display life.
- 4. Response time increases with decrease in temperature.
- 5. Display color may be affected at temperatures above its operational range.
- 6.Keep the temperature within the specified range usage and storage. Excessive temperature and humidity could cause polarization degradation, polarizer peel-off or generate bubbles.

7. For long-term storage over 40 C is required, the relative humidity should be kept below 60%, and avoid direct sunlight.

#### Limited Warranty

LONGTECH LCDs and modules are not consumer products, but may be incorporated by LONGTECH's customers into consumer products or components thereof, LONGTECH does not warrant that its LCDs and components are fit for any such particular purpose.

- The liability of LONGTECH is limited to repair or replacement on the terms set forth below. LONGTECH will not be responsible for any subsequent or consequential events or injury or damage to any personnel or user including third party personnel and/or user. Unless otherwise agreed in writing between LONGTECH and the customer, LONGTECH will only replace or repair any of its LCD which is found defective electrically or visually when inspected in accordance with LONGTECH general LCD inspection standard. (Copies available on request)
- 2. No warranty can be granted if any of the precautions state in handling liquid crystal display above has been disregarded. Broken glass, scratches on polarizer mechanical damages as well as defects that are caused accelerated environment tests are excluded from warranty.
- 3. In returning the LCD/LCM, they must be properly packaged; there should be detailed description of the failures or defect.