

## BIT MAP LCD DRIVER

#### GENERAL DESCRIPTION

The NJU6452A is a bit map LCD driver to display graphics or characters.

It contains 2,560 bit display data RAM, microprocessor interface circuits, instruction decoder, and 16-common and 61-segment drivers.


The bit image display data sent from 8- or 16-bit MPU are stored in the display data RAM and drives Dot Matrix LCD Panel by the common and segment drivers.

The 16-common and 61-segment drivers can drive graphics or 12-character 2-line with icon data.

The NJU6452A can combine with the NJU6452A or 6453A to expand the display capacity to  $32 \times 122$  dots or  $16 \times 141$  dots of graphics or character display by using the extension function of NJU6452A.

Furthermore, low current consumption due to the external clock input and wide operating voltage are useful apply to the small sized battery operated items.

#### **■ PACKAGE OUTLINE**



NJU6452AF

#### ■ FEATURES

- Direct Correspondence between Display Data RAM and
   LCD Pixel
- Display Data RAM 2,560 bits 80 x 8 x 4
- Direct Interface with 8- or 16-bit MPU

(Both of 68 and 80 type MPU can connect directly)


- Extension Function (can combine with NJU6452A or 6453A)
- Read Out From the Display Data RAM
- 16-common and 61-segment Drivers
- Programmable Duty Ratio; 1/16 or 1/32 Duty
- Useful Instruction Set

Display Data Read/Write, Display ON/OFF Cont, Display Data RAM Address Set, Status Read, Display Starting Line Set, Static Drive ON/OFF, Duty Ratio Setting, and Read Modify Write,


- Low Power Consumption
- External Clock Input ( 2kHz )
- Operating Voltage --- 2.4V~6.0V
- LCD Driving Voltage --- 3.0V~13.5V
- Package Outline --- QFP 100 / Chip
- C-MOS Technology



#### ■ PIN CONFIGURATION (NJU6452AFC1)



#### ■ PIN CONFIGURATION (NJU6452AFG1)




Note) Pin configuration of "FG1" package is different from "FC1" package.

New Japan Radio Co., Ltd.




## **■ BLOCK DIAGRAM**





#### PAD LOCATION



Chip Center X=0um, Y=0um
Chip Size 4860um x 4160um
Chip Thickness 400um ± 30um
Pad Size 92um x 92um



## PAD COORDINATES

Chip Size 4860um x 4160um(Chip Center X=0um, Y=0um)

		·	
No.	Terminal Name	X=(um)	Y=(um)
1	COM₅	-2130	-1865
2	COMe	-1970	-1865
3	C O M 7	-1810	-1865
4	COMs	-1650	-1865
5	СОМэ	-1490	-1865
6	COM10	-1330	-1865
7	COM11	-1190	-1865
8	COM <sub>12</sub>	-1050	-1865
9	C O M 13	- 910	-1865
10	C O M 14	- 770	-1865
11	COM15	- 630	-1865
12	SEG60	- 490	-1865
13	S E G 59	- 350	-1865
14	SEGse	- 210	-1865
15	SEG 57	- 70	-1865
16	SEGse	70	-1865
17	S E G 5 5	210	-1865
18	SEG 54	350	-1865
19	S E G 53	490	-1865
20	SEG 52	630	-1865
21	S E G 5 1	770	-1865
22	SEG₅o	910	-1865
23	S E G 4 9	1050	-1865
24	S E G 48	1190	-1865
25	S E G 4 7	1330	-1865
26	S E G 4 6	1490	-1865
27	S E G 4 5	. 1650	-1865
28	S E G 44	1810	-1865
29	SEG <sub>43</sub>	1970	-1865
30	SEG <sub>42</sub>	- 2130	-1865
31	SEG <sub>41</sub>	2213	-1354
32	SEG <sub>40</sub>	2213	-1214
33	S E G 3 9	2213	-1074
34	S E G 3 8		- 934
<b>3</b> 5	S E G 37	2213	- 794
36	S E G 3 6	2213	- 654
37	S E G 3 5	2213	- 514
38	S E G 34	2213	- 374
39	S E G 3 3	2213	- 234
40	S E G 3 2	2213	- 94
41	S E G 3 1	2213	46
42	S E G 30	2213	186
43	S E G 29	2213	326
44	SEG28	2213	466
<b>4</b> 5	S E G 27	2213	606
46	S E G 26	2213	746
47	S E G 2 5	2213	886
48	S E G 24	2213	1026
49	S E G 2 3	2213	1166
50	S E G 2 2	2213	1306
* Pad St	ze 92um x 92um		

N				
	lo.	Terminal Name	X=(um)	Y=(um)
5	i1	S E G 2 1	2130	1865
5	2	SEG20	1970	1865
5	3	SEG19	1810	1865
5	4	S E G 18	1650	1865
5	5	S E G <sub>17</sub>	1490	1865
5	6	S E G 16	1330	1865
5	<del>.</del> 7	S E G <sub>15</sub>	1190	1865
	8	S E G 14	1050	1865
	9	S E G 13	910	1865
	60	S E G 12	770	1865
	51	S E G 1 1	630	1865
	32	S E G <sub>10</sub>	490	1865
	33	S E G a	350	1865
	34	SEG:	210	1865
	55	SEG,	70	1865
	6	SEG <sub>6</sub>	- 70	1865
	<del>37</del>	SEG <sub>5</sub>	- 210	1865
	8	SEG <sub>4</sub>	- 350	1865
	39	SEG <sub>3</sub>	- 490	1865
	70	SEG <sub>2</sub>	- 630	1865
7		SEG	- 770	1865
	72	SEG.	- 910	1865
	73	A <sub>0</sub>	-1050	1865
	74	OSC,	-1190	1865
	75	0 S C 2	-1330	1865
		E E	-1490	1865
	76 77		-1650	1865
	78		-1810	1865
		Vss	-1970	1865
	79	DB <sub>0</sub>	-2130	1865
	30		-2213	1330
	31	DB <sub>2</sub>	-2213	1190
	32	D B 3		1050
	33	DB <sub>4</sub>	-2213	
_	34	D B 5	-2213	910 770
	35	D B 6	-2213	1
	36	D B 7	-2213	630
_	37	V <sub>DD</sub>	-2213	490 350
	88	RST	-2213	
_	89	FR	-2213	210
	90	V 5	-2213	70
	91	V 3	-2213	- 70
	92	V <sub>2</sub>	-2213	- 210
	93	M/S	-2213	- 350
	94	V 4	-2213	- 490
	95	V 1	-2213	- 630
<i>"</i>	96	COMo	-2213	- 770
	97	COM <sub>1</sub>	-2213	- 910
	98	C O M <sub>2</sub>	-2213	-1050
9	99	C OM <sub>3</sub>	-2213	-1190
		C O M₄	-2213	-1330



- * ' '			
lerminal No	Descripti	on	I
FG1	FC1	Symbol	Function
85	87	V <sub>DD</sub>	Power Supply : V <sub>DD</sub> =+5V
76	78	Vss	GND : Vss= OV
88, 89 90, 92, 93	90, 91 92, 94, 95	V <sub>5</sub> , V <sub>4</sub> V <sub>3</sub> , V <sub>2</sub> , V <sub>1</sub>	LCD Driving Voltage Supplying Terminal. Following relation must be maintained. $V_{DD} \geqq V_1 \geqq V_2 \geqq V_3 \geqq V_4 \geqq V_5$
72	74	CS	Chip Select Signal Input Terminal. Normally input the decoded signal of Address Bus Signal. Active "L".
73	75	CL	Display Data Latch Signal Input Terminal. The Line Counter also count up by this signal rising timing. The synchronized signal of the NJU6450A is required.
74	76	E	When connect to the 68 type MPU>
		(RD)	Connect to Enable Clock Input Terminal of 68 type MPU. Active "H".  When connect_to the 80 type MPU>
			Connect to RD Signal Input Terminal of 80 type MPU. Active "L"  During this terminal is "L", the Data Bus is output state.
75	77	R/W	<when 68="" connect="" mpu="" the="" to="" type=""> Connect to READ/WRITE Control Signal Input Terminal of 68 type MPU.</when>
			R/W H L
			Status Read Write
		(WR)	<pre><when 80="" connect_to="" mpu="" the="" type=""></when></pre>
			Connect to WR Signal connecting terminal of 80 type MPU. Active "L". The data on the Data Bus is fetch at the rising edge of this signal.
71	73	A0	Connect to the Address Bus of MPU. The data on the Do~D7 is distinguished between Display Data and Instruction by this signal
			guished between Display Data and Instruction by this signal.
			Data Display Data Instruction
77 04	70 00	2 2	
77~84	79~86	D₀~D <sub>7</sub>	Tri-state bilateral Data Bus. The data transmission between 8- or 16-bit MPU and NJU6452A is executed by this Bus.
87	89	FR	Alternating signal for LCD Driving output or input terminal. Output or input is determined by master or slave mode which selected
			by M/S terminal.
			M/S Master Slave
			FR Output Input
94~100	96~100	COMo	Common output terminal. One output level out of $V_{DD},\ V_1,\ V_4,\ V_5$ is
1~9	1~11	~COM₁₅ (COM₃₁	selected by combination of FR and data of common counter.
1~3	111	~COM: 6)	Data H L H L
		(Note)	Output V <sub>5</sub> V <sub>1</sub> V <sub>DD</sub> V <sub>4</sub>
70~10	72~12	SEGo	Segment output terminal. One output level out of $V_{DD}$ , $V_2$ , $V_3$ , $V_5$ is
		~SEG <sub>60</sub>	selected by combination of FR and data of Display RAM.  FR H L
			Data H L H L
			Output V <sub>DD</sub> V <sub>2</sub> V <sub>5</sub> V <sub>3</sub>
00	00	DOT	
86	88	RST	Reset and Interface type select terminal. The reset operation is performed by rise or fall edge of this signal.
			The input level after initialization selects the interface type of 68 or 80 type of MPU.
			MPU Edge Input Level after Initialization
			68 Type Rise H
			80 Type Fall L
91	93	M/S	Master or Slave operation selecting terminal. Connect to Voc or Vss.
• •		(Note)	】 M/S=V <sub>DD</sub> : Master , M/S=V <sub>SS</sub> : Slave
			The function of FR, COMo~COM15, OSC1, and OSC2 is changed by M/S.

(Note) The common scanning order of slave LSI is inverted against the master LSI.

M/S

Master

Slave

FR

0ut

In

Common Output

COMo ~COM15

COM31~COM16

OSC<sub>1</sub>

In

OSC<sub>2</sub>

0ut



#### ■ Functional Description

#### (1) Description for each blocks

#### (1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag is output at  $D_7$  terminal when status read instruction is executed.

If enough cycle time over than toyo is kept, no need to check the busy flag.

#### (1-2) Display Start Line Register

The Display Start Line Register is a pointer register which indicate the address in the Display Data RAM corresponded with  $COM_0$  (normally it display the top line in the LCD Panel). This register can use for scroll the screen, change the display page and so on.

The Display Start Line instruction set the display start address of the Display Data RAM represented in 5-bit to this register.

#### (1-3) Line Counter

The Display Start Address stored in the Display Start Line Register is set to the Line Counter when the FR signal out from the NJU6452A is chenging.

The Line Counter count up by synchronizing common signal out from NJU6452A and generate the line address which addressing the read out line of Display Data RAM.

#### (1-4) Column Address Counter

The column address counter is 7-bit presettable counter which addressing the column address as shown as Fig. 1.

This counter increments "1" up to 50H when the Display Data Read/Write instruction is executed. The count up is stop at 50H (over 50H is non existing address) automatically by the count lock function.

Furthermore, this counter is independent with the Page Register.

# (1-5) Page Register

This register gives page address of Display Data RAM as shown Fig. 1.

When the MPU access the data by changing the page, the page address set instruction is required.

#### (1-6) Display Data RAM

Display Data Ram consist of 2,560 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). This RAM and MPU are operating independently, therefore, there is

no influence by the unsynchronize rewriting.

The each bit in the Display Data RAM correspond to the each dot of the LCD panel.

0 n = "1"

Off = "0"


The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown Fig. 1.



(1-7) Timing Generator

This Generator generates the common timing and frame signal for 1/16 and 1/32 duty selecting by Duty Select Instruction from the master clock.

In the case of the 1/32 duty, 2 chip of master and slave chip should be combined, and both of common are synchronized by the common multi-chip method. (Refer the figure shown below)



(1-8) Display Data Latch

Display Data Latch stores 80-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver. The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

(1-9) LCD Driving Circuits

This Driver is consists of 80-multiplexer which output the 4-level of LCD driving voltage. The output waveform is determined by the combination of the data in the Display Data Latch, Common Timing Generator and FR signal

(1-10) Display Timing Generator This Generator generates the timing signal for the display system by combination of the master clock and Frame Driving Signal FR. The Frame Driving Signal FR has a function to generate the 2 frame alternative driving method waveform for the LCD panel, and synchronizing the line counter and common timing generator to the master LSI. Therefore, the FR signal

must be 50% duty ratio clock signal which synchronized with the frame signal.






Fig. 1. Correspondence with Display Data RAM and address (For example the display start line is 10th and 1/32 duty)



(1-11) Reset Circuits

The NJU6452A performs following initialization by detecting the rising or falling edge of the RST input after the power turns on.

#### Initialization

- ① Display Off
- ② Set the 1st line to the Display Start Register
- 3 Static Drive Off
- 4) Set the address "0" to the Column Address Counter
- ⑤ Set the page "3" to the Page Address Register
- 6 Select the 1/32 duty
- T Select the ADC : Counterclockwise output ( ADC instruction  $D_0 = "0"$ , ADC status flag "1")
- Read Modify Write Mode Off

The RST terminal input level is used to select the interface of 80 or 68 type MPU as shown in Table. 2. Therefore, the "H" level input through the inverter is required when connecting the 80 type MPU, and "L" level input is required when connecting the 68 type MPU as shown in application circuits 1.

The  $\overline{\text{RST}}$  terminal must be connect to the Reset Terminal of MPU and reset at same time with it. The dead-lock may occur if the no initialization by the  $\overline{\text{RST}}$  terminal when the power terms on. By the RESET instruction, the initialization of ② and ⑤ mentioned above are executed.

(2) Instruction

The NJU6452A distinguish the signal on the data bus by combination of AO and  $R/W(\overline{RD},\overline{WR})$ . Normally, the busy check is not required as the NJU6452A is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock.

The Table. 1 shows the instruction codes of the NJU6452A.



Table 1. Instruction Code

				С	o d	е			·····			Descript	ion		
Instruction	A0	RD	WR	<b>D</b> <sub>7</sub>	De	Ds	D₄	Dз	D <sub>2</sub>	D۱	Do	Descript	iui		
Display On / Off	0	1	0	1	0	1	0	1	1	1	0/1	Whole Display ( 1:On,O:Off(Pow if the static	er Save mode		
Display Start Line	0	1	0	1	1	0	Dis	play (	Start 1~31	Addr )	ess	Determine the Display Line correspond to the COMo.			
Page Address Set	0	1	.0	1	0	1	1	1	0		ge ~3)	Set the Page of Disp. Dat RAM to the Page Register.			
Column Address Set	0	1	0	0 Column Address (0~79)						Set the Column Display Data R Column Registe	AM to the				
Status Read	0	0	1	B U S Y	A D C	ON OFF	R E S E T	0	0	0	0		ng wise Output erclockwise Off O:Disp On		
Write Display Data	1	1	0		. <b></b>	I	Write	Data	<b>1</b>			Write the data to the Display Data RAM.	Access the predeter- mined add- ress of the Display Data RAM.		
Read Display Data	1	0	1				Read	Data				Read the data from the Display Data RAM.	The Column address inc- rement "1" after read or write.		
ADC Select	0	1	0	1	0	1	0	0	0	0	0/1	Determine the counterclockwi of the Display O:Clockwise 1:Counterclo	se reading Data RAM.		
Static Drive On / Off	0	1	0	1	0	1	0	0	1		0/1	Static Driving 1:Static Dr	(. Tiving er Saving)		
Duty Ratio Select	0	1	0	1	0	1	0	1	0	0	0/1		y ratio. / 0:1/16 Duty		
Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the ress register but no-change	when writing		
End	0	1	0	1	1	1	0	1	1	1	0	Release from Modify Write I	the Read Mode.		
Reset	0	1	0	1	1	1	0	0	0	1	0	Set the Display Register to 1: Add. Register	st line. Page		
Power Save (Dual Command)	0	1	0	1	0	1	0	1 0	1	1	0	Set the power selecting Dis Static Drivin	play Off and		



## (3) Explanation of Instruction Code.

(a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.

			R/W									
	AO	ŔD	WR	D۶	Dе	Ds	D <sub>4</sub>	Dз	D2	D۱	Do	
Code	0	1	0	1	0	1	0	1	1	1	D	

D 0 : Display On

1 : Display Off

When the static driving mode is selected (static drive On) in display Off status, the internal circuits put on the power save mode.

(b) Display Start Line

This instruction set the line address as shown Fig. 1. The selected line in the Display Data RAM correspond to the COMo which display at the top of LCD panel.

The display area is set automatically from the selected line to the line which increased the number of duty ratio.

Therefore, the smooth scroll for vertical direction by changing the start line address one by one or page switching are available by this instruction.

			R/W								
	A0	$\overline{RD}$	WR	D7	Dе	D₅	D <sub>4</sub>	Dз	D2	D١	Dο
Code	0	1	0	1	1	0	A <sub>4</sub>	Аз	A <sub>2</sub>	A <sub>1</sub>	Αo

A4	Аз	A <sub>2</sub>	A <sub>1</sub>	Αo	Line Address
0	0	0	0	0	0
		1		1	1
	L	L	<del></del>		
1	1	1	1	0	1E
1	1	1	1	1	1F

(c) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected.

The access in the Display Data RAM is available by setting the page and column address.

(Refer the Fig. 1.)

The display is no change when the page address is changed.

			R/W								
	A0	RD	WR	D۶	Dε	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D٥
Code	0	1	0	1	0	1	1	1	0	A <sub>1</sub>	Αo

A <sub>1</sub>	Αo	Page
0	0	0
0	1	1
1	0	2
1	1	3



(d) Column Address Set

This instruction set the column address in the Display Data RAM. (See Fig. 1.) When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting. The increment of the column address is stopped by the address of  $50_{\rm H}$  automatically, but the page address is no change even if the column address increase to  $50_{\rm H}$  and stop.

			R/W								
	AO	RD	WR	D <sub>7</sub>	Dв	Ds	D <sub>4</sub>	Dз	D <sub>2</sub>	Dı	Do
Code	0	1	0	0	Ae	As	A <sub>4</sub>	Аз	A <sub>2</sub>	A <sub>1</sub>	Αo

Aε	As	A4	Аз	A <sub>2</sub>	A <sub>1</sub>	Ao	Column Add.
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
1	0	0	1 1	1	1	0	4E
1	0	0	1	1	1	1	4F

#### (e) Status Read

This instruction read out the internal status.

			R/W									
	AO	RD	WR	<b>D</b> 7	D <sub>6</sub>	Ds	D <sub>4</sub>	Da	D2	Dı	D٥	_
Code	0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0	j

BUSY

: BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "0".

ADC

: Indicate the output correspondence of column(segment) address and segment driver.

O :Counterclockwise Output(Inverse) Column Address 79–n ←→ Segment Driver n

1 :Clockwise Output

(Normal) Column Address n ←→ Segment Driver n

ON/OFF: Indicate the whole display On/Off status.

O: Whole Display "On"

1: Whole Display "Off"

(Note) The data "O=On" and "1=Off" of Display On/Off status read out is inverted with

the Display On/Off instruction data of "1=On" and "O=OFf".

RESET : Indicate the initialization period by RST signal or reset instruction.

0:

1: Initialization Period

#### (f) Write Display Data

This instruction write the 8-bit data on the data bus into the Display Data RAM.

The column(segment) address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without address setting.

			R/W								
	A0	RD	WR	D7	Dε	D <sub>5</sub>	D₄	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>o</sub>
Code	1	1	0			Wir	ite	Da	t a_		



(g) Read Display Data

This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. In case of the Read Modify Write Mode is Off, the column address increase "1" automatically after each read out, therefore, the MPU can read out the 8-bit data from the Display Data RAM continuously without address setting. One time of dummy read must be required after column address set as explain in (4-3).

			R/W								
	A0	RD	WR	D7	Dε	D <sub>5</sub>	D₄	Dз	D <sub>2</sub>	D١	D <sub>o</sub>
Code	1	0	1			R	e a d	Dat	a		

(h) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) Therefore, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

			R/W								
	A0	RD	WR	D7	De	D <sub>5</sub>	D4 .	D 3	D <sub>2</sub> _	D١	D <sub>0</sub>
Code	0	1	0	1	0	1	0	0	0	0	D

0 : Clockwise Output

(Inverse)

1 : CounterClockwise Output (Normal)

(i) Static Drive On/Off

This instruction executes the all common output terms on and whole display on obligatory.

			R/W								
	A0	RD	WR	D7	Dе	Ds	D <sub>4</sub>	Dз	D2	<b>D</b> 1	Dο
Code	0	1	0	1	0	1	0	0	1	0	D

0 : Static Drive Off (Normal Operation)

1 : Static Drive On (Whole Display Turns On)

When the Display Off mode is selected (Display Off) in Static Drive On status, the internal circuits put on the power save mode.

(j) Duty Select

This instruction set the LCD driving duty ratio.

			R/W							•	
	A0	RD	WR	D 7	Dв	Ds	D₄	Dз	D2	D۱	Dο
Code	0	1	0	1	0	1	0	1	0	0	D

D 0: 1/16 duty 1 : 1/32 duty



#### (k) Read Modify Write


After this instruction is executed, the column address increase "1" automatically when Display Data Write Instruction execution, but the address is not changed when the Display Data Read Instruction execution.

This status continues during End instruction execution. When the End instruction is entered the column address back to the address where Read Modify Write instruction entering. By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.

			R/W								
	A0	RD	WR	D۶	Dе	Ds	D <sub>4</sub>	Dз	D2	D١	Dο
Code	0	1	0	1	1	1	0	0	0	0	0


Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.

#### (1) Sequence of cursor display



## (m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.





## (n) Reset

This instruction executes the following initialization.

#### Initialization

- ① Set the 1st line in the Display Start Line Register.
- ② Set the page 3 in the Page Register.

In this time, there are no influence to the Display Data RAM.

			R/W									
	A0	RD	WR	D7	Dε	Ds	D₄	Dз	D2	Di	D <u>o</u>	
Code	0	1	0	1	1	1	0	0	0	1	0	į

The reset signal input to the  $\overline{\text{RST}}$  terminal must be required for the initialization when the power terms on.


(Note) The initialization when the power turns on can not be executed by Reset instruction.

#### (o) Power Save(Dual Command)

When both of Display Off and Static Drive On are executed, the internal circuits put on the power save mode and the current consumption is reduced as same as stand by current. The internal status in this mode are as follows;

- ① Stop the LCD driving. Segment and Common drivers output  $V_{\text{DD}}$  level.
- 2 Stop the oscillation or inhibit the external clock input. Then the terminal OSC<sub>2</sub> becomes floating status.
- 3 Keeping the display data and operating mode.

The power save mode is released by Display on or static drive off instruction. To reduce the total power consumption, the current flow on the bleeder resistance must be cut by the transistor etc. during the power save mode as shown below.





### (4) MPU Interface

(4-1) 68 or 80 type MPU interface selection.

The NJU6452A can interface both of 68 or 80 type MPU bus directly by setting the  $\overline{RST}$  level after reset instruction entered as shown Table. 2.

The data transfer is executed between  $D_0 \sim D_7$  of NJU6452A and the MPU data bus.

Duaring the CS signal is "H", the NJU6452A rereased from the the MPU and becomes stand-by mode. But the reset instruction can be input though the internal status of NJU6451A.

Table, 2.

Level of RST	Type of MPU	A0	Е	R/W	D <sub>0</sub> ~D <sub>7</sub>
"H"	68 type	1	1	1	1
"L"	80 type	1	RD	WR	1

(4-2) Discrimination of the data bus signal.

The NJU6452A discriminates the data bus signal by combination of AO,  $E(\overline{RD})$ , and  $R/W(\overline{WR})$  signals as shown Table. 3.

Table, 3.

Common	68 type	80 t	уре	Function
A0	R/W	RD	WR	runction
1	1	0	1	Display Data Read out
1	0	1	0	Display Data Write
0	1	0	1	Status Read
0	0	1	0	Command Input to the Register

(4-3) Access to the Display Data RAM and Internal Register.

The NJU6452A is operating as one of Pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6452A is available because of the limitation of access time of NJU6452A locking from MPU is just determined by the cycle time only which ignored the access time of  $t_{ACC}$  and  $t_{DS}$  of Display Data RAM.

If the cycle time can not be kept in the MPU operation, NOP operation cycle must be insert which equivalent to the waiting operation.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 2.






Fig. 2 MPU Interface Timing



#### **■** ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

	0)0/00/		LIMITT
PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	Voo .	- 0.3 ~ + 7.0	٧
Supply Voltage (2)	V₁~V₅ (3)	V <sub>DD</sub> -13.5 ~ V <sub>DD</sub> +0.3	·V
Input Voltage	VIN	- 0.3 ~ Voo+0.3	ν .
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	℃ -

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as  $V_{s\,s}=0\ V.$ 

Note 3) The relation :  $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$  must be maintained.

#### **■** ELECTRICAL CHARACTERISTICS

 $(V_{00}=5V\pm10\%, V_{ss}=0V, Ta=-20\sim+75^{\circ}C)$ 

PARAM	ETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note
Operating	Recommend	v			4.5	5.0	5.5	٧	
Voltage(1)	Available	Voo			2.4		6.0	١ ٧	4
	Recommend	v			Voo-13.5		Voo-3.5		
Operating	Available	. V <sub>5</sub>			V <sub>00</sub> -13.5			V	
Voltage(2)	Available	V <sub>2</sub>	., ., .,		Voo-0.6xV	LCD	Voo	\ \	
	Available	V <sub>3</sub>	V <sub>LCD</sub> =V <sub>DD</sub> -V <sub>5</sub>	and t	Vs	Vo	-0.4xV <sub>LCD</sub>		
		VIHT	CS, AO, D₀~	D7, E, R/W	2.0		Voo		
Input	1	VILT		Terminals	Vss		0.8	v	
Voltage	2	Viнc	CL, FR, RST		0.8xV <sub>0.0</sub>		VDD	'	
	2	VILC	Terminals		Vss		0.2xV <sub>DD</sub>		
		Vонт	Do~D7	Iон=-3.0mA	2.4				
Output		Volt	Terminals	IoL= 3.0mA			0.4		
Voltage	4	Vonci	CD T	IoH=-2.0mA	2.4			v	
	1	Volci	FR Terminal	IoL= 2.0mA			0.4	١	
Input Leaka	ge	ILI	AO, E, R/W,	CS, CL, RST	-1.0		1.0		
	Current	ILO	D₀∼D₁, FR T	erminals	-3.0		3.0	uA	5
			Ta=25°C	V <sub>5</sub> =V <sub>DO</sub> -5.0V		5.0	7.5	1.0	6
Driver On-r	esistance	Ron		V <sub>5</sub> =V <sub>DD</sub> -3.5V				kΩ	٥
Stand-by Cu	rrent	Ipoq	CS=CL=VDD			0.05	1.0	uA	
0		Inni	Display V <sub>5</sub> =V <sub>00</sub> -5.0V, f <sub>0L</sub> =2kHz			2.0	5.0	uA	
Operating C	urrent	I002	Accessing, t	cyc=200kHz	***	300	500	UA	7
Reset time		tr	RST Terminal		1.0		1000	us	

Note 4) NJU6452A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.



- Note 5) Apply to the High-impedance state of DO to D7 and FR terminals.
- Note 6)  $R_{ON}$  is the resistance values between power supply terminals  $(V_1, V_2, V_3, V_4)$  and each output terminals of common and segment supplied by 0.1V.
- Note 7) The IDD2 is specified under the condition of cyclic(tcyc)inverted data input continuously.

  The operating current during the accessing is proportionate to the frequency of tcyc.

  In the no accessing it is as same as IDD1.

#### **BUS TIMING CHARACTERISTICS**

Read / Write operation sequence (68 Type MPU)

 $(V_{DD}=5.0V\pm10\%, V_{SS}=0V, Ta=-20\sim+75^{\circ}C)$ 

PARA	METE	R	SYMBOL	MIN	MAX .	CONDITION	UNIT
Address Set U	p Time	AO D/W	taws	20			
Address Hold	Time	AO, R/W Terminals	t <sub>AH6</sub>	10			
System Cycle	Time	Terminais	tores .	1000		2 - 11	
Enable ·	Read	E Terminal	tew	100			
Pulse Width	Write	E fermina:	LEW	80			ns
Data Set Up T	ime		tos6	80			113
Data Hold Tim	ne	Do∼D7	t <sub>DH6</sub>	10			
Access Time		Terminals	t <sub>ACC6</sub>		90	CL=100pF	
Output Disabl	e Time		t <sub>CH6</sub>	10	60	CL-100pi	

Note 8) Input signal rise time( $t_r$ ) and fall time( $t_r$ ) are less than 15ns.




fig.3 Bus Read / Write operation sequence (68 Type MPU)



## · Read / Write operation sequence (80 Type MPU)

 $(V_{00}=5.0V\pm10\%, V_{ss}=0V, Ta=-20\sim+75^{\circ}C)$ 

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Address Set Up Time	A0	taws .	20			
Address Hold Time	Terminal	t <sub>ah</sub> 8	10			
System Cycle Time	RW, WR	tores	1000			1
Control Pulse Width	Terminals	tcc .	200			ns
Data Set Up Time		toss	80			113
Data Hold Time	D₀~D₁	tons	10			
RD Access Time	Terminals	tACCB		90	C <sub>L</sub> =100pF	
Output Disable Time		t <sub>CHB</sub>	10	.60	0L-100pt	

Note 9) Input signal rise time( $t_r$ ) and fall time( $t_r$ ) are less than 15ns.




fig.4 Bus Read / Write operation sequence (80 Type MPU)



· Display control timing characteristics (Both of 68 and 80 type MPU)

Input Timing

 $(V_{00}=5.0V\pm10\%, V_{88}=0V, Ta=-20\sim+75^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	CONDITION	UNIT
"L" level Pulse Width	twici	35				us
"H" level Pulse Width	twhcL	35				
Rise Time	tr		30	150	]	
Fall Time	tf		30	150		ns
FR Delay Time (NJU6452A Slave)	tofR	-2.0		2.0		us

## Output Timing

PARAMETER	SYMBOL	MIN	TYP	MAX	CONDITION	UNIT
FR Delay Time (NJU6452A Master)	tofR		0.2	0.4	C <sub>L</sub> =100pF	us





fig.5 Display control timing characteristics




## **■ LCD DRIVING WAVEFORM**






## **■** APPLICATION CIRCUITS 1

· 68 type MPU Interface




· 80 type MPU Interface






## ■ APPLICATION CIRCUITS 2

(1) 16 x 61 dots Driving Application Circuits (NJU6452A Single Operation)






(2) 32 x 122 dots Driving Application Circuits
(Common and Segment Drivers Extension by using two of NJU6452A)





(3) 16 x 141 dots Driving Application Circuits
(Segment Drivers Extension by using NJU6453A)



# **NJU6452A**

# **MEMO**

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

With collaboration of https://www.displayfuture.com