

RAM Mapping 48×8 LCD Controller for I/O μC

Features

- Operating voltage: 2.7V~5.2V
- Built-in RC oscillator
- External 32.768kHz crystal or 32kHz frequency source input
- 1/4 bias, 1/8 duty, frame frequency is 64Hz
- Max. 48×8 patterns, 8 commons, 48 segments
- Built-in internal resistor type bias generator
- 3-wire serial interface
- 8 kinds of time base/WDT selection
- Time base or WDT overflow output
- Built-in LCD display RAM

- · R/W address auto increment
- Two selection buzzer frequencies (2kHz/4kHz)
- Power down command reduces power consumption
- Software configuration feature
- Data mode and Command mode instructions
- Three data accessing modes
- VLCD pin to adjust LCD operating voltage
- Cascade application

General Description

HT1623 is a peripheral device specially designed for I/O type μC used to expand the display capability. The max. display segment of the device are 384 patterns (48×8). It also supports serial interface, buzzer sound, watchdog timer or time base timer functions. The HT1623 is a memory mapping and multi-function LCD controller. The software


configuration feature of the HT1623 make it suitable for multiple LCD applications including LCD modules and display subsystems. Only three lines are required for the interface between the host controller and the HT1623. The HT162X series have many kinds of products that match various applications.

Selection Table


HT162X	HT1620	HT1621	HT1622	HT16220	HT1623	HT1625	HT1626	HT1627	HT16270
СОМ	4	4	8	8	8	8	16	16	16
SEG	32	32	32	32	48	64	48	64	64
Built-in Osc.		√	√		√	√	√	√	
Crystal Osc.	√	√		√	√	√	√		√



Block Diagram




Pin Assignment





Pad Assignment



 $\ensuremath{^{*}}$ The IC substrate should be connected to VDD in the PCB layout artwork.



Pad Coordinates

36

80.92

-79.22

Pad Coo	rdinates				Unit: mil
Pad No.	X	Y	Pad No.	X	Y
1	-82.45	79.35	37	82.83	-52.44
2	-82.45	67.02	38	82.83	-35.23
3	-82.45	60.39	39	82.83	-28.60
4	-83.21	46.71	40	82.83	-21.97
5	-83.21	32.30	41	82.83	-15.34
6	-83.21	25.20	42	82.83	-8.71
7	-83.21	18.57	43	82.83	-2.08
8	-83.21	11.94	44	82.83	4.55
9	-83.21	5.31	45	82.83	11.18
10	-83.21	-4.84	46	82.83	17.81
11	-83.21	-16.66	47	82.83	24.44
12	-83.21	-29.92	48	82.83	31.07
13	-83.21	-41.74	49	82.83	37.70
14	-83.21	-48.37	50	82.83	44.33
15	-83.21	-54.99	51	82.83	50.96
16	-83.21	-61.63	52	82.83	57.59
17	-83.21	-68.25	53	82.83	64.22
18	-82.88	-78.96	54	82.83	70.85
19	-72.50	-79.99	55	82.83	77.48
20	-65.88	-79.99	56	27.03	79.35
21	-59.24	-79.99	57	20.40	79.35
22	-52.62	-79.99	58	13.77	79.35
23	-45.73	-79.22	59	7.14	79.35
24	-33.32	-79.22	60	0.51	79.35
25	-26.69	-79.22	61	-6.12	79.35
26	-14.28	-79.22	62	-12.75	79.35
27	-7.65	-79.22	63	-19.38	79.35
28	4.76	-79.22	64	-26.01	79.35
29	11.39	-79.22	65	-32.64	79.35
30	23.80	-79.22	66	-39.27	79.35
31	30.43	-79.22	67	-45.90	79.35
32	42.84	-79.22	68	-52.53	79.35
33	49.47	-79.22	69	-59.16	79.35
34	61.88	-79.22	70	-65.79	79.35
35	68.51	-79.22	71	-72.42	79.35



Pad Description

Pad No.	Pad Name	I/O	Description
1	CS	I	Chip selection input with pull-high resistor. When the \overline{CS} is logic high, the data and command read from or written to the HT1623 are disabled. The serial interface circuit is also reset But if the \overline{CS} is at logic low level and is input to the \overline{CS} pad, the data and command transmission between the host controller and the HT1623 are all enabled.
2	$\overline{ ext{RD}}$	I	READ clock input with pull-high resistor. Data in the RAM of the HT1623 are clocked out on the rising edge of the $\overline{\text{RD}}$ signal. The clocked out data will appear on the data line. The host controller can use the next falling edge to latch the clocked out data.
3	WR	I	WRITE clock input with pull-high resistor. Data on the DATA line are latched into the HT1623 on the rising edge of the \overline{WR} signal.
4	DATA	I/O	Serial data input/output with pull-high resistor
5	VSS	_	Negative power supply, ground
6	OSCI	I	The OSCI and OSCO pads are connected to a 32.768kHz crystal
7	osco	О	in order to generate a system clock. If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad. But if an on-chip RC oscillator is selected instead, the OSCI and OSCO pads can be left open.
8	VDD	_	Positive power supply
9	VLCD	I	LCD operating voltage input pad.
10	ĪRQ	О	Time base or watchdog timer overflow flag, NMOS open drain output
11, 12	BZ, \overline{BZ}	О	2kHz or 4kHz tone frequency output pair
13~15	T1~T3	I	Not connected
16~23	COM0~COM7	О	LCD common outputs
24~71	SEG0~SEG47	О	LCD segment outputs

Absolute Maximum Ratings

Supply Voltage0.3V to 5.5V	Storage Temperature $-50^{\circ}\mathrm{C}$ to $125^{\circ}\mathrm{C}$
Input Voltage V_{SS} -0.3V to V_{DD} +0.3V	Operating Temperature25°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Ta=25°C

G1 1	Danie		Test Conditions	ъл.	/TD	N/T	TImair	
Symbol	Parameter	$\mathbf{v}_{\mathbf{DD}}$	Conditions	Min.	Тур.	Max.	Unit	
V_{DD}	Operating Voltage	_	_	2.7	_	5.2	V	
т			No load/LCD ON	_	155	310	μΑ	
I_{DD1}	Operating Current	5V	On-chip RC oscillator	_	260	420	μΑ	
т	0 1: 0 1	3V	No load/LCD ON	_	150	310	μΑ	
I_{DD2}	Operating Current	5V	Crystal oscillator	_	250	420	μΑ	
т		3V	No load/LCD OFF	_	8	30	μΑ	
I_{DD11}	Operating Current	5V	On-chip RC oscillator	_	20	60	μΑ	
т		3V	No load/LCD OFF	_	_	20	μΑ	
I_{DD22}	Operating Current	5V	Crystal oscillator	_	_	35	μΑ	
т		3V	No load	_	1	10	μΑ	
I_{STB}	Standby Current	5V	Power down mode	_	2	20	μА	
		3V	D.M	0	_	0.6	v	
$ m V_{IL}$	Input Low Voltage	5V	$\overline{\mathrm{DATA}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \overline{\mathrm{RD}}$	0	_	1.0	v	
**		3V	D.M	2.4	_	3	v	
V_{IH}	Input High Voltage	5V	DATA, \overline{WR} , \overline{CS} , \overline{RD}	4.0	_	5	V	
T.	DZ DZ DO	3V	V _{OL} =0.3V	0.9	1.8	_	mA	
I_{OL1}	$ BZ, \overline{BZ}, \overline{IRQ} $	5V	V _{OL} =0.5V	1.7	3	_	mA	
T.	DG	3V	V _{OH} =2.7V	-0.9	-1.8	_	mA	
I_{OH1}	$ BZ, \overline{BZ} $	5V	V _{OH} =4.5V	-1.7	-3	_	mA	
т	D.1.1111	3V	V _{OL} =0.3V	0.9	1.8	_	mA	
I_{OL1}	DATA	5V	V _{OL} =0.5V	1.7	3	_	mA	
т	D.4.77.4	3V	V _{OH} =2.7V	-0.9	-1.8	_	mA	
I_{OH1}	DATA	5V	V _{OH} =4.5V	-1.7	-3	_	mA	
т	1 ap a a a a	3V	V _{OL} =0.3V	80	160	_	μА	
I_{OL2}	LCD Common Sink Current	5V	V _{OL} =0.5V	180	360	_	μΑ	
т	I OD O	3V	V _{OH} =2.7V	-40	-80	_	μА	
I_{OH2}	LCD Common Source Current	5V	V_{OH} =4.5 V	-90	-180	_	μΑ	



Symbol	Parameter	,	Test Conditions	Min.	Т	Morr	TT-s:+
	rarameter	V_{DD}	Conditions	WIIII.	Тур.	Max.	Omi
I_{OL3}	I CD Commant Circle Commant	3V	$V_{\rm OL}$ =0.3 V	50	100	_	μΑ
	LCD Segment Sink Current	5V	$V_{\rm OL}$ =0.5 V	120	240	_	μΑ
Lorra	I CD Commont Commont	3V	V_{OH} =2.7 V	-30	-60	_	μΑ
I_{OH3}	LCD Segment Source Current	5V	V_{OH} =4.5 V	-70	240 — μ -60 — μ -140 — μ	μΑ	
P	D 111: 1 D	3V		100	200	300	kΩ
$ m R_{PH}$	Pull-high Resistor	5V	$\overline{\mathrm{DATA}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \overline{\mathrm{RD}}$	50	100	150	kΩ


A.C. Characteristics

Ta=25°C

C1 - 1	D	Test Conditions		Min.	T	ъл	Unit	
Symbol	Parameter	V_{DD}	Conditions	wiin.	Тур.	Max.	Omi	
f	Contract Clark	3V	O l.' . DO 'll . t	22	32	40	kHz	
f_{SYS1}	System Clock	5V	On-chip RC oscillator	24	32	40	kHz	
r	Contain Clark	3V	E-tl-ll	_	32	_	kHz	
$f_{\rm SYS2}$	System Clock	5V	External clock source		32	_	kHz	
r	I OD E E	3V	O l. ' . DO 'll . t	44	64	80	Hz	
f_{LCD1}	LCD Frame Frequency	5V	On-chip RC oscillator	48	64	80	Hz	
r	f LCD F	3V	T		64	_	Hz	
f_{LCD2}	LCD Frame Frequency	5V	External clock source	_	64		Hz	
t_{COM}	LCD Common Period	_	n: Number of COM		n/f _{LCD}	_	sec	
r	Carlal Data Clark (WD Dia)	3V	D 4 1- 500/	_	_	150	kHz	
f_{CLK1}	Serial Data Clock (WR Pin)	5V	Duty cycle 50%	_	_	300	kHz	
r		3V	D . 1 . 500	_	_	75	kHz	
f_{CLK2}	Serial Data Clock (RD Pin)	5V	Duty cycle 50%	_	_	150	kHz	
${ m t_{CS}}$	Serial Interface Reset Pulse Width (Figure 3)		$\overline{ ext{CS}}$		250	_	ns	
		07.7	Write mode	3.34	_	_		
,	$\overline{\mathrm{WR}}$, $\overline{\mathrm{RD}}$ Input Pulse Width	3V	Read mode	6.67	_	_	μs	
t_{CLK}	(Figure 1)	FX7	Write mode	1.67	_	_		
		5V	Read mode	3.34	_	_	μs	



Symbol	Parameter		Test Conditions	Min.	Tum	Morr	Unit
	Farameter	$\mathbf{V_{DD}}$	Conditions	WIIII.	Тур.	Max.	
t_r, t_f	$t_f \qquad \begin{array}{c} Rise/Fall \ Time \ Serial \ Data \\ Clock \ Width \qquad (Figure \ 1) \end{array}$	3V			120		20.00
r, of		5V	_		120	_	ns
t_{su}	Setup Time DATA to \overline{WR} , \overline{RD} Clock Width (Figure 2)	3V			120		na
usu usu		5V			120		ns
$oxed{t_{ m h}}$	Hold Time DATA to \overline{WR} , \overline{RD}	3V			120		20.00
^v h	Clock Width (Figure 2)	5V	_		120		ns
.	Setup Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$	3V			100		20.00
$t_{ m su1}$	Clock Width (Figure 3)	5V	_		100		ns
+. .	Hold Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$	3V			100		
$ t_{\mathrm{h}1} $	Clock Width (Figure 3)	5V	_	_	100	_	ns






Figure 1




Figure 3




Functional Description

Display memory - RAM structure


The static display RAM is organized into 96×4 bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be a c c e s s e d b y t h e R E A D , W R I T E a n d READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns.

Time base and watchdog timer - WDT

The time base generator and WDT share the same divided (/256) counter. TIMER DIS/EN/CLR, WDT DIS/EN/CLR and \overline{IRQ} EN/DIS are independent from each other. Once the WDT time-out occurs, the \overline{IRQ} pin will remain at logic low level until the CLR WDT or the \overline{IRQ} DIS command is issued.



RAM mapping



Timer and WDT configurations



If an external clock is selected as the source of system frequency, the SYS DIS command turns out invalid and the power down mode fails to be carried out until the external clock source is removed.

Buzzer tone output

A simple tone generator is implemented in the HT1623. The tone generator can output a pair of differential driving signals on the BZ and \overline{BZ} which are used to generate a single tone.

Command format

The HT1623 can be configured by the software setting. There are two mode commands to configure the HT1623 resource and to transfer the LCD display data.

The following are the data mode ID and the command mode ID:

Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100


If successive commands have been issued, the command mode ID can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the \overline{CS} pin should be set to "1" and the previous operation mode will be reset also. The \overline{CS} pin returns to "0", a new operation mode ID should be issued first.

Name	Command Code	Function
TONE OFF	0000-1000-X	Turn-off tone output
TONE 4K	010X-XXXX-X	Turn-on tone output, tone frequency is 4kHz
TONE 2K	0110-XXXX-X	Turn-on tone output, tone frequency is 2kHz




Timing Diagrams

READ mode (command code: 1 1 0)




READ mdoe (successive address reading)






WRITE mode (command code : 1 0 1)




WRITE mode (successive address writing)






READ-MODIFY-WRITE mode (command code: 101)




READ-MODIFY-WRITE mode (successive address accessing)






Command mode (command code: 100)




Mode (data and command mode)





Application Circuits



*Note: The connection of \overline{IRQ} and \overline{RD} pin can be selected depending on the requirement of the μC .

15

The voltage applied to $V_{LCD}\ \mbox{pin}$ must be lower than $V_{DD}.$

Adjust VR to fit LCD display, at V_DD=5V, V_LCD=4V, VR=15k\O±20\%.

Adjust R (external pull-high resistance) to fit user's time base clock.



Command Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A6A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A6A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ- MODIFY- WRITE	101	A6A5A4A3A2A1A0D0D1D2D3	D	Read and Write data to the RAM	
SYS DIS	1 0 0 0000-0000-X		C	Turn off both system oscillator and LCD bias generator	Yes
SYS EN	100	0000-0001-X	C	Turn on system oscillator	
LCD OFF	100	0000-0010-X	C	Turn off LCD display	Yes
LCD ON	100	0000-0011-X	C	Turn on LCD display	
TIMER DIS	100	0000-0100-X	C	Disable time base output	Yes
WDT DIS	100	0000-0101-X	C	Disable WDT time-out flag output	Yes
TIMER EN	100	0000-0110-X	C	Enable time base output	
WDT EN	100	0000-0111-X	C	Enable WDT time-out flag output	
TONE OFF	100	0000-1000-X	C	Turn off tone outputs	Yes
CLR TIMER	100	0000-1101-X	C	Clear the contents of the time base generator	
CLR WDT	100	0000-1111-X	C	Clear the contents of the WDT stage	
RC 32K	100	0001-10XX-X	С	System clock source, on-chip RC oscillator	Yes
EXT (XTAL) 32K	100	0001-11XX-X	С	System clock source, external 32kHz clock source or crystal oscillator 32.768kHz	
TONE 4K	100	010X-XXXX-X	С	Tone frequency output: 4kHz	
TONE 2K	100	0110-XXXX-X	C	Tone frequency output: 2kHz	
IRQ DIS	100	100X-0XXX-X	C	Disable IRQ output	Yes
ĪRQ EN	100	100X-1XXX-X	С	Enable IRQ output	
F1	100	101X-0000-X	C	Time base clock output: 1Hz The WDT time-out flag after: 4s	
F2	100	101X-0001-X	C	Time base clock output: 2Hz The WDT time-out flag after: 2s	
F4	100	101X-0010-X	С	Time base clock output: 4Hz The WDT time-out flag after: 1s	



Name	ID	Command Code	D/C	Function	Def.
F8	100	101X-0011-X	C	Time base clock output: 8Hz The WDT time-out flag after: 1/2 s	
F16	100	101X-0100-X	С	Time base clock output: 16Hz The WDT time-out flag after: 1/4 s	
F32	100	101X-0101-X	С	Time base clock output: 32Hz The WDT time-out flag after: 1/8 s	
F64	100	101X-0110-X	C	Time base clock output: 64Hz The WDT time-out flag after: 1/16 s	
F128	100	101X-0111-X	C	Time base clock output: 128Hz The WDT time-out flag after: 1/32 s	Yes
TEST	100	1110-0000-X	C	Test mode, user don't use.	
NORMAL	100	1110-0011-X	C	Normal mode	Yes

Note: X : Don't care

 $A6\sim A0$: RAM address $D3\sim D0$: RAM data

D/C : Data/Command mode
Def. : Power on reset default

All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Of these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base/WDT clock frequency can be derived from an on-chip 32kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 32kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1623 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the HT1623.



Holtek Semiconductor Inc. (Headquarters)

No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C.

Tel: 886-3-563-1999 Fax: 886-3-563-1189

Holtek Semiconductor Inc. (Taipei Office)

5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C.

Tel: 886-2-2782-9635 Fax: 886-2-2782-9636

 $Fax: 886\text{-}2\text{-}2782\text{-}7128 \ (International \ sales \ hotline)$

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong

Tel: 852-2-745-8288 Fax: 852-2-742-8657

Copyright © 2000 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site

With collaboration of https://www.displayfuture.com