



MULTI-INNO TECHNOLOGY CO., LTD.

LCD MODULE SPECIFICATION

Model : MI0283PT-2

| | |
|---------------|-----|
| Revision | 1.0 |
| Engineering | |
| Date | |
| Our Reference | |



REVISION RECORD

| Date | Rev.No. | Page | Revision Items | Prepared |
|-----------|---------|------|-------------------|----------|
| 2009.4.29 | V1.0 | | The first release | |



CONTENTS

| | Page |
|---|-------------|
| 1.General Specifications ----- | 1 |
| 2. Outline Drawing ----- | 2 |
| 3. Circuit Block Diagram ----- | 3 |
| 4. Absolute Maximum Ratings ----- | 4 |
| 5. Electrical Specifications and Instruction Code ----- | 5 |
| 6. Optical Characteristics ----- | 11 |
| 7. Reliability Test Items and Criteria ----- | 15 |
| 8. Quality level----- | 16 |
| 9. Precautions for Use of LCD Modules ----- | 21 |



1. General Specifications


MI0283PT-2 is a color active matrix LCD module incorporating **amorphous silicon** TFT (Thin Film Transistor). It is composed of a color TFT-LCD panel, driver IC, FPC, a back light unit .

The 2.83 " display area contains 240 x 320 pixels and can display up to 262K colors. This product accords with RoHS environmental criterion.

| Item | Contents | Unit | Note |
|--------------------|---------------------------------------|---------|------|
| LCD Type | TFT | - | |
| Display Color | 262K | | 1 |
| LCD Duty | 1/320 | - | |
| Viewing Direction | 6:00 | O'Clock | |
| Active Area(W×H) | 43.20×57.60 | mm | |
| Number of Dots | 240(RGB)×320 | mm | |
| Dot Pitch(W×H) | 0.18X0.18 | mm | |
| Controller | ILI9325 | - | |
| V _{DD} | 2.7~3.3 | V | |
| V _{DDIO} | 1.8/2.8 | V | |
| Outline Dimensions | Refer to outline drawing on next page | | |
| Backlight | 4-LEDs (white) | - | |
| Weight | - | g | |
| Interface | 16 bits parallel bus | - | |
| Polarizer Mode | Transmissive/Positive | - | |

Note 1: Color tune is slightly changed by temperature and driving voltage.

3. Circuit Block Diagram





4. Absolute Maximum Ratings(Ta=25°C)

| Item | Symbol | Min. | Max. | Unit | Note |
|------------------------------------|---------------------|------|------|------|------|
| Power Supply Voltage | V _{DD} | -0.3 | 4.6 | V | 1, 2 |
| Logic Signal Input /Output Voltage | V _{I/OVCC} | -0.3 | 4.6 | V | |
| Operating Temperature | Top | -20 | +70 | °C | |
| Storage Temperature | Tst | -30 | +80 | °C | |

Notes:

1. If the module is above these absolute maximum ratings. It may become permanently damaged.
Using the module within the following electrical characteristic conditions are also exceeded, the module will malfunction and cause poor reliability.
2. V_{DD} > V_{SS} must be maintained.



5. Electrical Specifications and Instruction Code

5.1 Electrical characteristics(V_{SS}=0V ,T_a=25°C)

| Parameter | Symbol | Condition | Min | Typ | Max | Unit | Note | |
|---------------------|------------------|-----------------|---------------------|---------------|------|---------------|------|--|
| Input voltage | 'H' | V _{IH} | IOVCC= 1.8~3.3V | 0.8* IOVCC | - | IOVCC | V | |
| | 'L' | V _{IL} | IOVCC= 1.8~3.3V | -0.3 | - | 0.2* IOVCC | V | |
| Output Voltage | 'H' | V _{OH} | IOH= -0.1mA | 0.8* IOVCC | - | - | V | |
| | 'L' | V _{OL} | IOVCC= 1.65~3.3V | - | - | 0.2* IOVCC | V | |
| Current Consumption | I _{CC1} | Normal mode | - | 65 | | mA | 1,3 | |
| | I _{CC2} | Standby mode | - | 0.03 | 0.05 | mA | 2 | |

Note:

1: Display full white. Backlight on state.

2: IC on standby mode.

3: the default voltage is 3.2V, for N lights in series, the power is that the current multiply N.

**5.2 LED backlight specification(V_{ss}=0V ,T_a=25°C)**

| Item | Symbol | Condition | Min | Typ | Max | Unit | Note |
|-------------------|----------------|----------------------|--------------------|-----|-------|------|------|
| Supply voltage | - | - | - | 3.3 | - | V | |
| Supply current | I _f | V _f =3.3V | - | 80 | - | mA | |
| Reverse voltage | V _r | - | - | - | - | V | |
| Forward current | Normal | I _{pn} | 4-chip Parallel | 20 | - | mA | |
| | Dimming | I _{pd} | | 8 | | | |
| Reverse Current | I _r | - | - | - | - | μA | |
| Uniformity | ΔBp | I _f =80mA | 80% | | | | |
| Color coordinate* | X | | 0.270 | - | 0.315 | - | |
| | Y | | 0.270 | - | 0.315 | - | |



5.3 Interface Signals

| Pin No. | Symbol | I/O | Function |
|---------|--------|-----|--------------------------|
| 1 | DB0 | I/O | Data input |
| 2 | DB1 | I/O | Data input |
| 3 | DB2 | I/O | Data input |
| 4 | DB3 | I/O | Data input |
| 5 | GND1 | P | Power Ground |
| 6 | VCC1 | P | Power Supply of Digital |
| 7 | /CS | I | A Chip select signal |
| 8 | RS | I | A Register select signal |
| 9 | /WR | I | Write control pin |
| 10 | /RD | I | Read control pin |
| 11 | NC | | |
| 12 | X+ | I | Touch Panel X |
| 13 | Y+ | I | Touch panel Y |
| 14 | X- | I | Touch panel X |
| 15 | Y- | I | Touch panel Y |
| 16 | LEDA | | LED Anode |
| 17 | LEDK1 | I | LED cathode |
| 18 | LEDK2 | I | LED cathode |
| 19 | LEDK3 | I | LED cathode |
| 20 | LEDK4 | I | LED cathode |
| 21 | NC | | |
| 22 | DB4 | I/O | Data input |
| 23 | DB10 | I/O | Data input |
| 24 | DB11 | I/O | Data input |
| 25 | DB12 | I/O | Data input |
| 26 | DB13 | I/O | Data input |
| 27 | DB14 | I/O | Data input |
| 28 | DB15 | I/O | Data input |
| 29 | DB16 | I/O | Data input |
| 30 | DB17 | I/O | Data input |
| 31 | /RESET | I | A Reset Signal |
| 32 | VCI | P | Power supply of Digital |
| 33 | VCC2 | I | Power supply of Analog |
| 34 | GND | P | Power Ground |



5.3 Interface Signals(continued)


| Pin No. | Symbol | I/O | Function |
|---------|--------|-----|------------|
| 35 | DB5 | I/O | Data input |
| 36 | DB6 | I/O | Data input |
| 37 | DB7 | I/O | Data input |
| 38 | NC | | |
| 39 | NC | | |
| 40 | NC | | |

5.4 Interface Timing Chart

Note: Please refer to ILITEK's [IL19325](#) data sheet for more details.

ILITEK's [IL19325](#) INTERFACE PROTOCOL

Inter 80 system CPU interface





INSTRUCTION DESCRIPTION(ILITEK's ILI9325)

| No. | Registers Name | R/W | RS | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|-----|---------------------------------|-----|----|--|------|-------|---------|---------|---------|---------|---------|-------|------|------|------|---------|---------|---------|---------|---------|
| IR | Index Register | W | 0 | - | - | - | - | - | - | - | - | ID7 | ID6 | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 | |
| 00h | Driver Code Read | R | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | |
| 01h | Driver Output Control 1 | W | 1 | 0 | 0 | 0 | 0 | 0 | SM | 0 | SS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 02h | LCD Driving Control | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | BC0 | EOR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 03h | Entry Mode | W | 1 | TRI | DFM | 0 | BGR | 0 | 0 | HWM | 0 | ORG | 0 | ID1 | ID0 | AM | 0 | 0 | 0 | |
| 04h | Resize Control | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | RCV1 | RCV0 | 0 | 0 | RCH1 | RCH0 | 0 | 0 | RSZ1 | RSZ0 | |
| 07h | Display Control 1 | W | 1 | 0 | 0 | PTDE1 | PTDE0 | 0 | 0 | 0 | BASEE | 0 | 0 | GON | DTE | CL | 0 | D1 | D0 | |
| 08h | Display Control 2 | W | 1 | 0 | 0 | 0 | 0 | FP3 | FP2 | FP1 | FP0 | 0 | 0 | 0 | 0 | BP3 | BP2 | BP1 | BP0 | |
| 09h | Display Control 3 | W | 1 | 0 | 0 | 0 | 0 | 0 | PTS2 | PTS1 | PTS0 | 0 | 0 | PTG1 | PTG0 | ISC3 | ISC2 | ISC1 | ISC0 | |
| 0Ah | Display Control 4 | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FMARKOE | FMI2 | FMI1 | FMI0 | |
| 0Ch | RGB Display Interface Control 1 | W | 1 | 0 | ENC2 | ENC1 | ENC0 | 0 | 0 | 0 | RM | 0 | 0 | DM1 | DM0 | 0 | 0 | RIM1 | RIM0 | |
| 0Dh | Frame Maker Position | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FMP8 | FMP7 | FMP6 | FMP5 | FMP4 | FMP3 | FMP2 | FMP1 | FMP0 | |
| 0Fh | RGB Display Interface Control 2 | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | VSPL | HSPL | 0 | 0 | DPL | EPL | |
| 10h | Power Control 1 | W | 1 | 0 | 0 | 0 | SAP | 0 | BT2 | BT1 | BT0 | APE | AP2 | AP1 | AP0 | 0 | DSTB | SLP | STB | |
| 11h | Power Control 2 | W | 1 | 0 | 0 | 0 | 0 | 0 | DC12 | DC11 | DC10 | 0 | DC02 | DC01 | DC00 | 0 | VC2 | VC1 | VC0 | |
| 12h | Power Control 3 | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | VCIRE | 0 | 0 | PON | VRH3 | VRH2 | VRH1 | VRH0 | |
| 13h | Power Control 4 | W | 1 | 0 | 0 | 0 | VDV4 | VDV3 | VDV2 | VDV1 | VDV0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 20h | Horizontal GRAM Address Set | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | |
| 21h | Vertical GRAM Address Set | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | AD16 | AD15 | AD14 | AD13 | AD12 | AD11 | AD10 | AD9 | AD8 | |
| 22h | Write Data to GRAM | W | 1 | RAM write data (WD17-0) / read data (RD17-0) bits are transferred via different data bus lines according to the selected interfaces. | | | | | | | | | | | | | | | | |
| 29h | Power Control 7 | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | VCM5 | VCM4 | VCM3 | VCM2 | VCM1 | VCM0 | |
| 2Bh | Frame Rate and Color Control | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FRS[3] | FRS[2] | FRS[1] | FRS[0] | |
| 30h | Gamma Control 1 | W | 1 | 0 | 0 | 0 | 0 | 0 | KP1[2] | KP1[1] | KP1[0] | 0 | 0 | 0 | 0 | 0 | KP0[2] | KP0[1] | KP0[0] | |
| 31h | Gamma Control 2 | W | 1 | 0 | 0 | 0 | 0 | 0 | KP3[2] | KP3[1] | KP3[0] | 0 | 0 | 0 | 0 | 0 | KP2[2] | KP2[1] | KP2[0] | |
| 32h | Gamma Control 3 | W | 1 | 0 | 0 | 0 | 0 | 0 | KP5[2] | KP5[1] | KP5[0] | 0 | 0 | 0 | 0 | 0 | KP4[2] | KP4[1] | KP4[0] | |
| 35h | Gamma Control 4 | W | 1 | 0 | 0 | 0 | 0 | 0 | RP1[2] | RP1[1] | RP1[0] | 0 | 0 | 0 | 0 | 0 | RP0[2] | RP0[1] | RP0[0] | |
| 36h | Gamma Control 5 | W | 1 | 0 | 0 | 0 | VRP1[4] | VRP1[3] | VRP1[2] | VRP1[1] | VRP1[0] | 0 | 0 | 0 | 0 | 0 | VRP0[3] | VRP0[2] | VRP0[1] | VRP0[0] |
| 37h | Gamma Control 6 | W | 1 | 0 | 0 | 0 | 0 | 0 | KN1[2] | KN1[1] | KN1[0] | 0 | 0 | 0 | 0 | 0 | KN0[2] | KN0[1] | KN0[0] | |
| 38h | Gamma Control 7 | W | 1 | 0 | 0 | 0 | 0 | 0 | KN3[2] | KN3[1] | KN3[0] | 0 | 0 | 0 | 0 | 0 | KN2[2] | KN2[1] | KN2[0] | |
| 39h | Gamma Control 8 | W | 1 | 0 | 0 | 0 | 0 | 0 | KN5[2] | KN5[1] | KN5[0] | 0 | 0 | 0 | 0 | 0 | KN4[2] | KN4[1] | KN4[0] | |
| 3Ch | Gamma Control 9 | W | 1 | 0 | 0 | 0 | 0 | 0 | RN1[2] | RN1[1] | RN1[0] | 0 | 0 | 0 | 0 | 0 | RN0[2] | RN0[1] | RN0[0] | |
| 3Dh | Gamma Control 10 | W | 1 | 0 | 0 | 0 | VRN1[4] | VRN1[3] | VRN1[2] | VRN1[1] | VRN1[0] | 0 | 0 | 0 | 0 | 0 | VRN0[3] | VRN0[2] | VRN0[1] | VRN0[0] |
| 50h | Horizontal Address Start | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | HSA7 | HSA6 | HSA5 | HSA4 | HSA3 | HSA2 | HSA1 | HSA0 | |

| No. | Registers Name | R/W | RS | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----------------------------------|-----|----|----------|----------|--------|--------|------------|--------|--------|--------|--------|--------|----------|----------|----------|----------|----------|----------|
| | Position | | | | | | | | | | | | | | | | | | |
| 51h | Horizontal Address End Position | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | HEA7 | HEA6 | HEA5 | HEA4 | HEA3 | HEA2 | HEA1 | HEA0 |
| 52h | Vertical Address Start Position | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | VSA8 | VSA7 | VSA6 | VSA5 | VSA4 | VSA3 | VSA2 | VSA1 | VSA0 |
| 53h | Vertical Address End Position | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | VEA8 | VEA7 | VEA6 | VEA5 | VEA4 | VEA3 | VEA2 | VEA1 | VEA0 |
| 60h | Driver Output Control 2 | W | 1 | GS | 0 | NL5 | NL4 | NL3 | NL2 | NL1 | NL0 | 0 | 0 | SCN5 | SCN4 | SCN3 | SCN2 | SCN1 | SCN0 |
| 61h | Base Image Display Control | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | NDL | VLE | REV |
| 6Ah | Vertical Scroll Control | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | VL8 | VL7 | VL6 | VL5 | VL4 | VL3 | VL2 | VL1 | VL0 |
| 80h | Partial Image 1 Display Position | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PTDP08 | PTDP07 | PTDP06 | PTDP05 | PTDP04 | PTDP03 | PTDP02 | PTDP01 | PTDP00 |
| 81h | Partial Image 1 Area (Start Line) | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PTSA08 | PTSA07 | PTSA06 | PTSA05 | PTSA04 | PTSA03 | PTSA02 | PTSA01 | PTSA00 |
| 82h | Partial Image 1 Area (End Line) | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PTEA08 | PTEA07 | PTEA06 | PTEA05 | PTEA04 | PTEA03 | PTEA02 | PTEA01 | PTEA00 |
| 83h | Partial Image 2 Display Position | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PTDP18 | PTDP17 | PTDP16 | PTDP15 | PTDP14 | PTDP13 | PTDP12 | PTDP11 | PTDP10 |
| 84h | Partial Image 2 Area (Start Line) | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PTSA18 | PTSA17 | PTSA16 | PTSA15 | PTSA14 | PTSA13 | PTSA12 | PTSA11 | PTSA10 |
| 85h | Partial Image 2 Area (End Line) | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PTEA18 | PTEA17 | PTEA16 | PTEA15 | PTEA14 | PTEA13 | PTEA12 | PTEA11 | PTEA10 |
| 90h | Panel Interface Control 1 | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | DIV11 | DIV10 | 0 | 0 | 0 | 0 | RTN3 | RTN2 | RTN1 | RTN0 |
| 92h | Panel Interface Control 2 | W | 1 | 0 | 0 | 0 | 0 | 0 | NOW12 | NOW11 | NOW10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 95h | Panel Interface Control 4 | W | 1 | 0 | 0 | 0 | 0 | 0 | 0 | DIVE1 | DIVE0 | 0 | 0 | RTNE5 | RTNE4 | RTNE3 | RTNE2 | RTNE1 | RTNE0 |
| A1h | OTP VCM Programming Control | W | 1 | 0 | 0 | 0 | 0 | OTP_PGM_EN | 0 | 0 | 0 | 0 | 0 | VCM_OTP5 | VCM_OTP4 | VCM_OTP3 | VCM_OTP2 | VCM_OTP1 | VCM_OTP0 |
| A2h | OTP VCM Status and Enable | W | 1 | PGM_CNT1 | PGM_CNT0 | VCM_D5 | VCM_D4 | VCM_D3 | VCM_D2 | VCM_D1 | VCM_D0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| A5h | OTP Programming ID Key | W | 1 | KEY_15 | KEY_14 | KEY_13 | KEY_12 | KEY_11 | KEY_10 | KEY_9 | KEY_8 | KEY_7 | KEY_6 | KEY_5 | KEY_4 | KEY_3 | KEY_2 | KEY_1 | KEY_0 |

6. Optical Characteristics

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|-------------------------|---|------------------------------------|---------|------|------|-------------------|------|
| Brightness | Bp | $\theta=0^\circ$ | 160 | - | - | Cd/m ² | 1 |
| Uniformity | ΔBp | $\Phi=0^\circ$ | - | 80% | - | | 1,2 |
| Viewing Angle | θ_1 ($\Phi=90^\circ$ or 270°) | $Cr \geq 10$ | -40~+20 | | | Deg | 3 |
| | θ_2 ($\Phi=0^\circ$ or 180°) | | -40~+40 | | | | |
| Contrast Ratio | Cr | $\theta=0^\circ$ $\Phi=0^\circ$ | | 350 | | - | 4 |
| Response Time | t_{on} | | - | 35 | - | ms | 5 |
| | t_{off} | | - | 35 | - | ms | |
| Color of CIE Coordinate | W | x | - | TBD | - | - | 1,6 |
| | | y | - | TBD | - | - | |
| | R | x | - | TBD | - | - | |
| | | y | - | TBD | - | - | |
| | G | x | - | TBD | - | - | |
| | | y | - | TBD | - | - | |
| | B | x | - | TBD | - | - | |
| | | y | - | TBD | - | - | |
| NTSC Ratio | S | - | TBD | | | | |


Note: The parameter is slightly changed by temperature, driving voltage and materiel.

Note 1: The data are measured after LEDs are turned on for 5 minutes. LCM displays full white. The brightness is the average value of 9 measured spots. Measurement equipment PR-705 (Φ8mm)

Measuring condition:

- Measuring surroundings: Dark room.
- Measuring temperature: Ta=25°C.
- Adjust operating voltage to get optimum contrast at the center of the display.

Measured value at the center point of LCD panel after more than 5 minutes while backlight turning on.




Note 2: The luminance uniformity is calculated by using following formula.

$$\Delta B_p = B_p (\text{Min.}) / B_p (\text{Max.}) \times 100 (\%)$$

$B_p (\text{Max.})$ = Maximum brightness in 9 measured spots


$B_p (\text{Min.})$ = Minimum brightness in 9 measured spots.



Measurement equipment PR-705 (Φ8mm)

Note 3: The definition of viewing angle:

Refer to the graph below marked by θ and ϕ




Note 4: The definition of contrast ratio (Test LCM using PR-705):

$$\text{Contrast Ratio(CR)} = \frac{\text{Luminance When LCD is at "White" state}}{\text{Luminance When LCD is at "Black" state}}$$

(Contrast Ratio is measured in optimum common electrode voltage)


Note 5: Definition of Response time. (Test LCD using DMS501):

The output signals of photo detector are measured when the input signals are changed from "black" to "white"(falling time) and from "white" to "black"(rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



The definition of response time

Note 6: Definition of Color of CIE Coordinate and NTSC Ratio.



Color gamut:

$$S = \frac{\text{area of RGB triangle}}{\text{area of NTSC triangle}} \times 100\%$$



7. Reliability Test Items and Criteria

| No | Test Item | Test condition | Criterion |
|----|---------------------------------------|---|--|
| 1 | High Temperature Storage | 80°C±2°C 96H Restore 2H at 25°C Power off | After testing, cosmetic and electrical defects should not happen. |
| 2 | Low Temperature Storage | -30°C±2°C 96H Restore 2H at 25°C Power off | |
| 3 | High Temperature Operation | 70°C±2°C 96H Restore 2H at 25°C Power on | |
| 4 | Low Temperature Operation | -20°C±2°C 96H Restore 4H at 25°C Power on | |
| 5 | High Temperature & Humidity Operation | 60°C±2°C 90%RH 96H Power on | |
| 6 | Temperature Cycle | -30°C→25°C→80°C 30min 5min 30min after 10cycle, Restore 2H at 25°C Power off | |
| 7 | Vibration Test | 10Hz~150Hz, 100m/s ² , 120min | |
| 8 | Shock Test | Half-sine wave, 300m/s ² , 11ms | |
| 9 | Drop Test(package state) | 800mm, concrete floor, 1corner, 3edges, 6 sides each time | 1.After testing, cosmetic and electrical defects should not happen. 2.the product should remain at initial place 3.Product uncovered or package broken is not permitted. |

Note: Additional test Item proposed by customer shall be determined by mutual agreement between customer and Multi-inno.

8 Quality level

8.1 Classification of defects

Major defects (MA): A major defect refers to a defect that may substantially degrade usability for product applications, including all functional defects (such as no display, abnormal display, open or missing segment, short circuit, missing component), outline dimension beyond the drawing, progressive defects and those affecting reliability.

Minor defects (MI): A minor defect refers to a defect which is not considered to be able to substantially degrade the product application or a defect that deviates from existing standards almost unrelated to the effective use of the product or its operation, such as black spot, white spot, bright spot, pinhole, black line, white line, contrast variation, glass defect, polarizer defect, etc.

8.2 Definition of inspection range

| | |
|--|---------------------------------|
| <p>For dot defect of TFT LCD which is not smaller than 3 inches, dividing three areas to make a judgment (according to figure 1).</p> <p>A area : center of viewing area B area : periphery of viewing area C area : Outside viewing area</p> <p>For other defects, dividing two areas to make a judgment (according figure 2).</p> <p>A zone : Inside Viewing area B zone : Outside Viewing area</p> <p>X1(A.A~V.A): 2mm X2(A.A~V.A): 2mm Y1(A.A~V.A): 2mm Y2(A.A~V.A): 2mm</p> | <p>Figure 1</p> <p>Figure 2</p> |
|--|---------------------------------|

8.3 Inspection items and general notes

| | | |
|------------------|--|---|
| General notes | <p>① Should any defects which are not specified in this standard happen, additional standard shall be determined by mutual agreement between customer and Multi-inno.</p> <p>② Viewing area should be the area which Multi-inno guarantees.</p> <p>③ Limit sample should be prior to this Inspection standard.</p> <p>④ Viewing judgment should be under static pattern.</p> <p>⑤ Inspection conditions Inspection distance: 250 mm (from the sample) Temperature : 25±5 °C Inspection angle : 45 degrees in 12 o'clock direction (all defects in viewing area should be inspected from this direction)</p> | |
| Inspection items | Pinhole, Bright spot, Black spot, White spot, Black line, White Line, Foreign particle, Bubble | The color of a small area is different from the remainder. The phenomenon doesn't change with voltage |
| | Contrast variation | The color of a small area is different from the remainder. The phenomenon changes with voltage |
| | Polarizer defect | Scratch, Dirt, Particle, Bubble on polarizer or between polarizer and glass |
| | Dot defect (TFT LCD) | The pixel appears bright or dark abnormally when display |




| | | |
|--|-------------------|---|
| | Functional defect | No display, Abnormal display, Open or missing segment, Short circuit, False viewing direction |
| | Glass defect | Glass crack, Shaved corner of glass, Surplus glass |
| | PCB defect | Components assembly defect |



8.4 Outgoing Inspection level

| Outgoing Inspection standard | Inspection conditions | Inspection | | | | |
|------------------------------|-----------------------|------------|------|------|----|------|
| | | Min. | Max. | Unit | IL | AQL |
| Major Defects | See 8.3 general notes | See 8.5 | | | II | 0.65 |
| Minor Defects | See 8.3 general notes | See 8.5 | | | II | 1.5 |

Note: Sampling standard conforms to GB2828

8.5 Inspection Items and Criteria

| Inspection items | | | Judgment standard | | | | |
|----------------------------|---|---|----------------------------|--|---|-----------|-----------|
| | | | Category | | Acceptable number | | |
| | | | | | A zone | B zone | |
| 1 | Black spot, White spot, Bright Spot, Pinhole, Foreign Particle, Particle in or on glass, Scratch on glass |  | A | $\Phi \leq 0.10$ | Neglected | | |
| | | | B | $0.10 < \Phi \leq 0.15$ | 2 | | |
| | | | C | $0.15 < \Phi \leq 0.20$ | 1 | | |
| | | | D | $0.20 < \Phi$ | 0 | | |
| | | | Total defective point(B,C) | | 3 | | Neglected |
| | | | 2 | Black line, White line, and Particle Between Polarizer and glass, Scratch on glass |  | A | |
| B | $0.01 < W \leq 0.03$ $L \leq 3.0$ | 2 | | | | | |
| C | $0.03 < W \leq 0.05$ $L \leq 3.0$ | 1 | | | | | |
| D | $0.05 < W$ | 0 | | | | | |
| Total defective point(B,C) | | 3 | | | | Neglected | |
| 3 | Contrast variation |  | | | | | A |
| | | | B | $0.2 < \Phi \leq 0.3$ | 2 | | |
| | | | C | $0.3 < \Phi \leq 0.4$ | 1 | | |
| | | | D | $0.4 < \Phi$ | 0 | | |
| | | | Total defective point(B,C) | | 3 | | Neglected |

| | | | | | | | |
|---|---|--|--|-----------------------|-----------|--------|-----------|
| 4 | Dot defect (if TFT LCD is used) | TFT LCD is smaller than 3 inches | LCD Class | Defect | A area | | B area |
| | | | A | Bright dot | 1 | | Neglected |
| | | | | Dark dot | 2 | | |
| | | | | Total | 2 | | |
| | | | B | Bright dot | 2 | | |
| | | | | Dark dot | 3 | | |
| | | Total | | 4 | | | |
| | | TFT LCD between 3~10.4 inches | LCD Class | Defect | A area | B area | C area |
| | | | A | Bright dot | 1 | 1 | Neglected |
| | | | | Dark dot | 1 | 2 | |
| Total | 4 | | | | | | |
| B | Bright dot | | 2 | 2 | | | |
| | Dark dot | | 2 | 3 | | | |
| | Total | 6 | | | | | |
| Notes: Bright dot: in R、G、B or dark display figure, the pixel appears bright. Dark dot: in R、G、B or white display figure, the pixel appears dark. Defect area must be less than an half size of the dot. | | | | | | | |
| 5 | Bubble inside cell | any size | | none | none | | |
| 6 | Polarizer defect (if Polarizer is used) | Scratch ,damage on polarizer, Particle on polarizer or between polarizer and glass. | Refer to item 1 and item 2. | | | | |
| | | Bubble, dent and convex | A | $\Phi \leq 0.3$ | Neglected | | Neglected |
| | | | B | $0.3 < \Phi \leq 0.7$ | 2 | | |
| | | | C | $0.7 < \Phi$ | 0 | | |
| 7 | Surplus glass | Stage surplus glass  | $b \leq 0.3\text{mm}$ | | | | |
| | | Surrounding surplus glass  | Should not influence outline dimension and assembling. | | | | |
| 8 | Open segment or open common | Not permitted | | | | | |
| 9 | Short circuit | Not permitted | | | | | |
| 10 | False viewing direction | Not permitted | | | | | |
| 11 | Contrast ratio uneven | According to the limit specimen | | | | | |
| 12 | Crosstalk | According to the limit specimen | | | | | |
| 13 | Black /White spot(display) | Refer to item 1 | | | | | |
| 14 | Black /White line(display) | Refer to item 2 | | | | | |

| Inspection items | | Judgment standard | | Acceptable number | | |
|------------------|--------------------|-------------------------------|-------------------------------------|---|-----------------------|--|
| | | Category(application: B zone) | | | | |
| 15 | Glass defect crack | ①The front of lead terminals | A | $a \leq t, b \leq 1/5W, c \leq 3\text{mm}$ | Max.3 defects allowed | |
| | | | B | Crack at two sides of lead terminals should not cover patterns and alignment mark | | |
| | | | ②Surrounding crack—non-contact side | | | $b < \text{Inner border line of the seal}$ |
| | | | ③ Surrounding crack— contact side | | | $b < \text{Outer border line of the seal}$ |
| | | ④Corner | A | $a \leq t, b \leq 3.0, c \leq 3.0$ | | |
| | | | B | Glass crack should not cover patterns u and alignment mark and patterns. | | |

| Inspection items | | Judgment standard | |
|------------------|------------|---|--|
| | | Category(application: B zone) | |
| 16 | PCB defect | <p>Component soldering: No cold soldering, short, open circuit, burr, tin ball The flat encapsulation component position deviation must be less than 1/3 width of the pin (Pic.1); the sheet component deviation: Pin deviates from the pad and contact with the near components is not permitted (Pic.2)</p> | |
| | | <p>lead defect: The lead lack must be less than 1/3 of its width; The lead burr must be less than 1/3 of the seam; Impurities connect with the near leads is not permitted</p> | |
| | | <p>Connector soldering: Soldering tin is at contact position of the plug and socket is not permitted No foundation is scald Serious cave distortion on plug and socket contact pin is not permitted</p> | |
| | | <p>Glue on root of the speaker receiver and motor lead: The insulative coat of the lead must join into the PCB; the protected glue must envelop to the insulative coat.</p> | |

9. Precautions for Use of LCD Modules

9.1 Handling Precautions

9.1.1 The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.

9.1.2 If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.

9.1.3 Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.

9.1.4 The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.

9.1.5 If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:

- Isopropyl alcohol
- Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer.

Especially, do not use the following:

- Water
- Ketone
- Aromatic solvents

9.1.6 Do not attempt to disassemble the LCD Module.

9.1.7 If the logic circuit power is off, do not apply the input signals.

9.1.8 To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.

- a. Be sure to ground the body when handling the LCD Modules.
- b. Tools required for assembly, such as soldering irons, must be properly ground.
- c. To reduce the amount of static electricity generated, do not conduct

assembly and other work under dry conditions.

- d. The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

9.2 Storage precautions

9.2.1 When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.

9.2.2 The LCD modules should be stored under the storage temperature range. If the LCD modules will be stored for a long time, the recommend condition is:

Temperature : $0^{\circ}\text{C} \sim 40^{\circ}\text{C}$

Relatively humidity: $\leq 80\%$

9.2.3 The LCD modules should be stored in the room without acid, alkali and harmful gas.

9.3 The LCD modules should be no falling and violent shocking during transportation, and also should avoid excessive press, water, damp and sunshine.