

# **MULTI-INNO TECHNOLOGY CO., LTD.**

# LCD MODULE SPECIFICATION

**Model: MI240128J-G** 

| Revision      | 1.4 |
|---------------|-----|
| Engineering   |     |
| Date          |     |
| Our Reference |     |

Address : Room 10J,Xin HaoFang Building, No.188 Shennan Road,

Nanshan Drstrict, ShenZhen, China.

Tel : (86-755)2643 9937 Fax : (86-755)8613 4241 Email : sales@multi-inno.com

Web : http://www.multi-inno.com



# **History of Version**

| Date (mm / dd / yyyy) | Ver. | Edi. | Description  | Page | Design by |
|-----------------------|------|------|--|------|-----------|
| 10/13/2008            | 1.0  | 001  | New Sample   | -    |           |
| 12/09/2008            | 1.1  | 002  | Modify the SPEC content,Add customer's circuit and software in appendix. | -    |           |
| 06/21/2009            | 1.2  | 003  | Mass production  | -    |           |
| 11/04/2009            | 1.3  | 004  | Modify VOP:12.95V  | -    |           |
| 12/27/2010            | 1.4  | 005  | Add Read EPROM Procedures  | 5,6  |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |
|                       |      |      |  |      |           |



#### Contents

# 1. SPECIFICATIONS

- 1.1 Features
- 1.2 Mechanical Specifications
- 1.3 Absolute Maximum Ratings
- 1.4 DC Electrical Characteristics
- 1.5 Optical Characteristics
- 1.6 Backlight Characteristics

#### 2. MODULE STRUCTURE

- 2.1 Counter Drawing
- 2.2 Interface Pin Description
- 2.3 Timing Characteristics
- 2.4 Display command

#### 3. QUALITY ASSURANCE SYSTEM

- 3.1 Quality Assurance Flow Chart
- 3.2 Inspection Specification

## 4. RELIABILITY TEST

**Reliability Test Condition** 4.1

## 5. PRECAUTION RELATING PRODUCT HANDLING

- 5.1 Safety
- 5.2 Handling
- 5.3 Storage
- 5.4 Terms of Warranty

Appendix: 1. LCM Drawing

Note: For detailed information please refer to IC data sheet: Sitronix --- ST7529-G



## 1. SPECIFICATIONS

#### 1.1 Features

| Item                          | Standard Value  |  |  |
|-------------------------------|---|--|--|
| Display Type                  | 240*128 dots  |  |  |
| LCD Type                      | FSTN,Positive,Transflective,Extend Temp.                      |  |  |
| Driver Condition              | LCD Module :1/160Duty,1/10Bias                                |  |  |
| Viewing Direction             | 6 O'clock   |  |  |
| Backlight                     | White LED B/L   |  |  |
| Weight                        | -   |  |  |
| Interface                     | Support 8 bit parallel interface with 8080 or 6800 series MPU |  |  |
| Other(controller / driver IC) | ST7529-G  |  |  |

1.2 Mechanical Specifications

| <br>meenamear opeemeat |                            |      |
|------------------------|----------------------------|------|
| Item                   | Standard Value             | Unit |
| Outline Dimension      | 99.2(L) * 64.2(W) * 5.4(H) | mm   |
| Viewing Area           | 93.0(L) * 49.0(W)          | mm   |
| Active Area            | 82.775(L) * 44.135(W)      | mm   |
| Dot Size               | 0.32(L) * 0.32(W)          | mm   |
| Dot Pitch              | 0.345(L) * 0.345(W)        | mm   |
|                        |                            |      |

Note: For detailed information please refer to LCM drawing

1.3 Absolute Maximum Ratings

| Item                      | Symbol           | Condition | Min. | Max.                 | Unit                   |
|---------------------------|------------------|-----------|------|----------------------|------------------------|
| Power Supply Voltage      | $V_{dd}$         | _         | -0.5 | 4.0                  | V                      |
| LCD Driver Supply Voltage | V <sub>LCD</sub> | _         | -0.5 | 20                   | V                      |
| Input Voltage             | V <sub>IN</sub>  | _         | -0.5 | V <sub>DD</sub> +0.5 | V                      |
| Operating Temperature     | T <sub>OP</sub>  | _         | -20  | 70                   | $^{\circ}\!\mathbb{C}$ |
| Storage Temperature       | T <sub>ST</sub>  | _         | -30  | 80                   | $^{\circ}\!\mathbb{C}$ |
| Storage Humidity          | H <sub>D</sub>   | Ta<60 °C  | -    | 90                   | %RH                    |



## 1.4 DC Electrical Characteristics

 $V_{DD}$ =3.0±0.3V ,  $V_{SS}$ =0V , Ta=25°C

| Item                 | Symbol                       | Condition   | Min.            | Тур.  | Max.               | Unit |
|----------------------|------------------------------|---|-----------------|-------|--------------------|------|
| Logic Supply Voltage | $V_{ m DD}$                  | _   | 2.7             | 3.0   | 3.3                | V    |
| Logic Supply Voltage | עט י                         |   |                 | 0.0   | 0.0                |      |
| "H" Input Voltage    | $V_{IH}$                     | -   | $0.7V_{DD}$     | -     | $V_{DD}$           | V    |
| "L" Input Voltage    | $V_{IL}$                     | -   | V <sub>SS</sub> | ı     | 0.3V <sub>DD</sub> | V    |
| "H" Output Voltage   | $V_{OH}$                     | -   | -               | -     | -                  | V    |
| "L" Output Voltage   | V <sub>OL</sub>              | -   | -               | -     | -                  | V    |
|                      |                              | V <sub>DD</sub> =3.0V, V <sub>OP</sub> : 12.95 V<br>Pattern= Full OFF | -               | 1.2   | _                  |      |
| Supply Current       | $I_{DD}$                     | VDD=3.0V, VOP:12.95 V  Pattern= Full display *1                       | -               | 4.7   | 6.2                | mA   |
|                      |                              | -20°C   | 13.50           | 13.65 | 13.80              |      |
| LCM Driver Voltage   | V <sub>OP</sub> *2,<br>*3,*4 | 25℃   | 12.80           | 12.95 | 13.10              | V    |
|                      | , .                          | 70°C  | 11.90           | 12.05 | 12.20              |      |

NOTE: \*1 The maximum current display


<sup>\*3</sup> The command is used to program the optimum LCD supply voltage Vo.

|                        | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------------------------|----|----|----|----|----|----|----|----|
| Command                | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 1  |
| Parameter Byte 1 (PB1) | *  | *  | 1  | 0  | 1  | 0  | 1  | 0  |
| Parameter Byte 2 (PB2) | *  | *  | *  | *  | *  | 0  | 1  | 1  |

<sup>\*2</sup> The Vop test point is V0-Vss



\*4 The ST7529 offer read Electronic Control value function from the built-in EEPROM, Must set up and carry out in initial value in order to avoid that it is unusual to export Please see the following diagram.





## 1.5 Optical Characteristics


LCD Panel: 1/160 Duty, 1/13 Bias,  $V_{LCD} = 15.0$  V, Ta = 25°C

| Item                         |        | Symbol       | Conditions      | Min. | Typ. | Max. | Unit              | Reference |
|------------------------------|--------|--------------|-----------------|------|------|------|-------------------|-----------|
| Deepens Time                 | Rise   | tr           |                 | -    | 135  | 205  |                   | Note 2    |
| Response Time                | Fall   | tf           | •               | -    | 300  | 450  | ms                | Note2     |
|                              | Тор    | ⊖ <b>Y</b> + | C <u>≥</u> 2.0, | +45  | -    | -    |                   |           |
| Viewing angle                | Bottom | ⊖ <b>Y-</b>  | Ø <b>=</b> 270  | -40  | -    | -    | Dog               | Notes 1   |
| range                        | Left   | ⊖ <b>X</b> - |                 | R45  | -    | -    | Deg.              | Notes 1   |
|                              | Right  | ⊖ <b>X</b> + |                 | L40  | -    | -    |                   |           |
| Contrast Ra                  | tio    | С            | -               | 6    | 8    | -    | -                 | Note 3    |
| Average Bright<br>(with LCD) |        | IV           |                 | 40   | 55   | -    | cd/m <sup>2</sup> | -         |
| CIE Color Coordinate         |        | Х            | lf=80 mA        | 0.25 | 0.30 | 0.35 |                   | Note 4    |
| (With LCD                    | )      | Υ            |                 | 0.29 | 0.34 | 0.39 | _                 | Note 4    |
| Uniformity '                 | *1     | ∆B           | -               | 70   | -    | -    | %                 | -         |

#### Note 4:

- 1 : △B=B(min) / B(max) \* 100%
- 2 : Measurement Condition for Optical Characteristics:
  - a: Environment: 25°C±5°C / 60±20%R.H, no wind, dark room below 10 Lux at typical lamp current and typical operating frequency.
  - b : Measurement Distance:  $500 \pm 50 \text{ }$  mm  $\rightarrow$  ( $\theta$ =  $0^{\circ}$ )
  - c: Equipment: TOPCON BM-7 fast, (field 1°), after 10 minutes operation.
  - d : The uncertainty of the C.I.E coordinate measurement  $\pm 0.01$  , Average Brightness  $\pm$  4%






P.7



#### Note 1.


Optical characteristics-2

Viewing angle



Viewing angle








#### Electrical characteristics-2

★2 Drive waveform


Vop: Drive voltage fF: Frame frequency 1/B: Bias fD: Drive frequency

N: Duty

#### (1) Selected waveform




#### (2) Non- Selected wave form



#### Note:

Frame frequency is defined as follows: Common side supply voltage peak - to - peak /2 = 1 period







# 1.6 Backlight Characteristics

Electrical / Optical Characteristics

| Secured 7 Optical Characteristics |        |            |       |      |      |                   |  |  |
|-----------------------------------|--------|------------|-------|------|------|-------------------|--|--|
| Item                              | Symbol | Conditions | Min.  | Тур. | Max. | Unit              |  |  |
| Forward Voltage                   | Vf     |            | -     | 3.3  | 3.6  | V                 |  |  |
| Average Brightness (Without LCD)  | IV     | lf=80 mA   | 176   | 220  |      | cd/m <sup>2</sup> |  |  |
| Color                             |        |            | White |      |      |                   |  |  |




## 2. MODULE STRUCTURE

## 2.1 Counter Drawing

## 2.1.1 LCM Mechanical Diagram

\* See Appendix

## 2.1.2 Block Diagram



Please refer interface pin description for detail




# 2.2 Interface Pin Description

| Pin No. | Symbol |                |   | Function   |  |  |  |  |  |  |
|---------|--------|----------------|---|--|--|--|--|--|--|--|
| 1       | A0     | - A0 = "H": [  | Register select input pin  - A0 = "H": DB0 to DB8 or SI are display data  - A0 = "L": DB0 to DB8 or SI are control data                   |  |  |  |  |  |  |  |
|         |        | Read / Write e | xecution contr  | ol pin   |  |  |  |  |  |  |
|         |        | MPU Type       | RW_WR   | Description  |  |  |  |  |  |  |
| 2       | RW_WR  | 6800           | RW  | Read / Write control input pin RW = "H" : read RW = "L" : write  |  |  |  |  |  |  |
|         |        | 8080           | /WR   | Write enable clock input pin The data on DB0 to DB8 are latched at the rising edge of the /WR signal.  |  |  |  |  |  |  |
| 3       | DB0    |                |   |  |  |  |  |  |  |  |
| 4       | DB1    |                |   |  |  |  |  |  |  |  |
| 5       | DB2    | -              |   |  |  |  |  |  |  |  |
| 6       | DB3    | 1              | They connect to the standard 8-bit MPU bus via the 8 bit bi-directional bus.When  |  |  |  |  |  |  |  |
| 7       | DB4    |                | he following interface is selected and the XCS pin is high, the following pins become highimpedance, which should be fixed to VDD or VSS. |  |  |  |  |  |  |  |
| 8       | DB5    | become mgm     | impedance, w  | Which should be liked to VDD or VSS.   |  |  |  |  |  |  |
| 9       | DB6    |                |   |  |  |  |  |  |  |  |
| 10      | DB7    |                |   |  |  |  |  |  |  |  |
|         |        | Read / Write e | xecution contr  | ol pin   |  |  |  |  |  |  |
|         |        | MPU Type       | RW_WR   | Description  |  |  |  |  |  |  |
| 11      | E_RD   | 6800           | E   | Read / Write control input pin -RW = "H": When E is "H", DB0 to DB8 are in an output statusRW = "L": The data on DB0 to DB8 are latched at the falling edge of the E signal. |  |  |  |  |  |  |
|         |        | 8080           | /RD   | Read enable clock input pin When /RD is "L", DB0 to DB8 are in an output status.   |  |  |  |  |  |  |
| 12      | RST    | Reset input p  | Reset input pin. When RST is "L", initialization is executed.   |  |  |  |  |  |  |  |





| Pin No. | Symbol |   |  | Function  |
|---------|--------|---|--|---|
| 13      | IF1    | IF1   | IF3  | MPU interface type  |
|         |        | _ н   | L  | 80 series 8-bit parallel  |
| 14      | IF3    | L   | Н  | 68 series 8-bit parallel  |
| 15      | XCS    |   | n I/O is enab  | led only when XCS is "L". When chip select is y be high impedance.  |
| 16      | VSS    | Power supply (  | (VSS=0)  |   |
| 17      | VDD    | Power supply (  | (VDD=3.3V)   |   |
| 18      | CAP7P  | DC / DC voltage<br>the ≤7X VLCI                         |  | onnect a capacitor between this terminal and terminal.  |
| 19      | CAP1N  |   |  | onnect a capacitor between this terminal and AP5P; $\geq 8X$ also CAP7P terminal.   |
| 20      | CAP5P  | DC / DC voltage<br>the ≤5X VLCI                         |  | onnect a capacitor between this terminal and 1N terminal.   |
| 21      | CAP3P  | DC / DC voltage<br>the ≤3X VLCI                         |  | onnect a capacitor between this terminal and 1N1 terminal.  |
| 22      | CAP1N1 | DC / DC voltage<br>the CAP1P term                       |  | onnect a capacitor between this terminal and  |
| 23      | CAP1P  | DC / DC voltage<br>the CAP1N1 ter                       |  | onnect a capacitor between this terminal and  |
| 24      | CAP2P  | DC / DC voltage the 2X VLCD;                            |  | onnect a capacitor between this terminal and terminal.  |
| 25      | CAP2N  | DC / DC voltage<br>the ≤2X OPEN                         |  | onnect a capacitor between this terminal and 2P terminal.   |
| 26      | CAP4P  | DC / DC voltage<br>the ≤4X VLCI                         |  | onnect a capacitor between this terminal and 2N terminal.   |
| 27      | CAP2N1 | $DC / DC $ voltage the $\leq 6X $ OPEN                  |  | onnect a capacitor between this terminal and 6P terminal.   |
| 28      | CAP6P  | DC / DC  voltage<br>the $\leq 6X \text{ VLCI}$          |  | onnect a capacitor between this terminal and 2N1 terminal.  |
| 29      | VLCD   | capacitor(1uF/2:<br>If an external su<br>using the VLCD | 5V) between V<br>pply is used, to<br>pin. In this ca | or is used, connect to a stabilizing VSS and VLCD. The external LCD supply voltage can be supplied use, the internal voltage generator has to be ster VB=0). (Positive voltage:15±0.5V) |





| Pin No. | Symbol |                 | Function  |                |                |            |  |  |  |  |
|---------|--------|-----------------|---|----------------|----------------|------------|--|--|--|--|
| 30      | V4     |                 | .CD driver supply voltages /0In & V0out should be connected together in FPC area.   |                |                |            |  |  |  |  |
| 31      | V3     | V0 ≥ V1 ≥       | Voltages should have the following relationship: $V_0 \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5$                               |                |                |            |  |  |  |  |
| 32      | V2     |                 | When the internal power circuit is active, these voltages are generated as the ollowing table according to the state of LCD bias. |                |                |            |  |  |  |  |
| 33      | V1     | LCD Bias        | V1  | V2             | V3             | V4         |  |  |  |  |
|         | V 1    | 1/N Bias        | (N-1) / N x V0  | (N-2) / N x V0 | (2/N) x V0     | (1/N) x V0 |  |  |  |  |
|         |        | NOTE: N = 5 to  | o 14  |                |                |            |  |  |  |  |
| 34      | V0     | Connnect capa   | acitors(1uF/25\   | /) between the | se terminals a | and GND.   |  |  |  |  |
| 35~37   | Α      | Power supply fo | Power supply for Backlight (anode)  |                |                |            |  |  |  |  |
| 38~40   | К      | Power supply fo | or Backlight (cat   | hode)          |                |            |  |  |  |  |

NOTE:IF an external voltage supply is used on VLCD terminal,PIN18~28:Not connect.




# Reference circuit for using LCM module:

|                | 1 40  |      |
|----------------|---|------|
| A0             | 1 A0<br>2 RW WR                               |      |
| RW_WR          | 3 DB0   |      |
| DB0            | 4 DB1   |      |
| DB1            | 5 DB2   |      |
| DB2            | 6 DB3   |      |
| DB3            | 7 DB4   |      |
| DB4            | 8 DB5   |      |
| DB5            | 9 DB6   |      |
| DB6            | 10 DB7  |      |
| DB7            | 11 E RD                                       |      |
| E_RD           | 12 RST  |      |
| RST            | 13 VDD(80 series)/VSS(68 series)              |      |
| IF1            | 14 VSS(80 series)/VDD(68 series)              |      |
| IF3<br>XCS     | 15 XCS  |      |
| VSS            | 16 vss  |      |
| VDD            | 17 VDD  |      |
| CAP7P          | 18  |      |
| CAP1N          | 19  |      |
| CAP1N<br>CAP5P | 20 I  |      |
| CAP3P          | 21 1.DC/DC voltage converter,                 |      |
| CAP1N1         | refer interface pin description               | 11.  |
| CAP1P          | 2. Use external voltage:NC                    |      |
| CAP2P          | <u>24</u> <u>I</u>                            |      |
| CAP2N          | 25  |      |
| CAP4P          | <u> 26                                   </u> |      |
| CAP2N1         | 27 1.Use internal voltage:NC                  |      |
| CAP6P          | 28 2.Use external voltage: C6                 |      |
| VLCD           | 29 VEE(Positive voltage) 1uF/25V              | V    |
| V4             | 30 C1 1uF/25V                                 |      |
| V3             | 31 C2 1uF/25V                                 | 1.   |
| V2             | 32 C3 1uF/25V                                 | 4lle |
| V1             | 33<br>34 C5 C4<br>1uF/25V                     | μ,   |
| V0             |   |      |
| A              | 35    11uF/25V                                |      |
| A              | 36 A  |      |
| A              | 37  |      |
| K              | 38  |      |
| K              | 39 K  |      |
| K              | 40  |      |
|                |   |      |



# 2.3 Timing Characteristics For the 8080 Series MPU



 $V_{DD}=3.3V$ 

| Item                         | Signal                                 | Symbol            | Condition             | Rat | ting | Units  |
|------------------------------|--|-------------------|-----------------------|-----|------|--------|
| item                         | Signal                                 | Symbol            | Condition             | Min | Max  | UTIILS |
| Address hold time            |  | t <sub>AH8</sub>  | -                     | 20  | -    |        |
| Address setup time           | A0                                     | t <sub>AW8</sub>  | -                     | 20  | -    |        |
| System cycle time            |  | t <sub>CYC8</sub> | -                     | 200 | -    |        |
| Enable L pulse width (Write) | RW WR                                  | t <sub>CCLW</sub> | -                     | 100 | -    |        |
| Enable H pulse width (Write) | 1700_0017                              | t <sub>CCHW</sub> | -                     | 100 | -    |        |
| Enable L pulse width (Read)  | E RD                                   | t <sub>CCLR</sub> | -                     | 100 | -    | ns     |
| Enable H pulse width (Read)  | E_ND                                   | t <sub>CCHR</sub> | -                     | 100 | -    |        |
| WRITE Data setup time        |  | t <sub>DS8</sub>  | -                     | 150 | -    |        |
| WRITE Address hold time      |  | t <sub>DH8</sub>  | -                     | 20  | -    |        |
| READ access time             | DB0 to DB7 $t_{ACC8}$ $C_L=100pF$ - 40 |                   | 40                    |     |      |        |
| READ Output disable time     |  | t <sub>OH8</sub>  | C <sub>L</sub> =100pF | -   | 30   |        |





VDD=2.7V

| Item                         | Signal     | Cumbal            | Condition             | Rat | ting | Units |
|------------------------------|------------|-------------------|-----------------------|-----|------|-------|
| item                         | Signal     | Symbol            | Condition             | Min | Max  | Units |
| Address hold time            |            | t <sub>AH8</sub>  | -                     | 20  | -    |       |
| Address setup time           | A0         | t <sub>AW8</sub>  | -                     | 30  | -    |       |
| System cycle time            |            | t <sub>CYC8</sub> | -                     | 250 | -    |       |
| Enable L pulse width (Write) | RW WR      | t <sub>CCLW</sub> | -                     | 150 | -    |       |
| Enable H pulse width (Write) | 1700_0017  | t <sub>CCHW</sub> | -                     | 100 | -    |       |
| Enable L pulse width (Read)  | E RD       | t <sub>CCLR</sub> | -                     | 150 | -    | ns    |
| Enable H pulse width (Read)  | L_IND      | t <sub>CCHR</sub> | -                     | 100 | -    |       |
| WRITE Data setup time        |            | t <sub>DS8</sub>  | -                     | 200 | -    |       |
| WRITE Address hold time      |            | t <sub>DH8</sub>  | -                     | 20  | -    |       |
| READ access time             | DB0 to DB7 | t <sub>ACC8</sub> | C <sub>L</sub> =100pF | -   | 40   |       |
| READ Output disable time     |            | t <sub>OH8</sub>  | C <sub>L</sub> =100pF | -   | 30   |       |


<sup>\*1</sup> The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast,  $(t_r + t_f) \le (t_{CYC8} - t_{CCLW} - t_{CCHW})$  for  $(t_r + t_f) \le (t_{CYC8} - t_{CCLR} - t_{CCHR})$  are specified.

<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the reference.

<sup>\*3</sup> tcclw and tcclr are specified as the overlap between XCS being "L" and WR and RD being at the "L" level.



# For the 6800 Series MPU



 $V_{DD}=3.3V$ 

| ltem                         | Signal     | Symbol            | Condition             | Ra  | ting | Units  |
|------------------------------|------------|-------------------|-----------------------|-----|------|--------|
| item                         | Signal     | Syllibol          | Condition             | Min | Max  | Offics |
| Address hold time            |            | t <sub>AH6</sub>  | -                     | 20  | -    |        |
| Address setup time           | A0         | t <sub>AW6</sub>  | -                     | 20  | -    |        |
| System cycle time            |            | t <sub>CYC6</sub> | -                     | 200 | -    |        |
| Enable L pulse width (Write) | RW WR      | t <sub>EWLW</sub> | -                     | 100 | -    |        |
| Enable H pulse width (Write) | IXVV_VVIX  | t <sub>EWHW</sub> | -                     | 100 | -    |        |
| Enable L pulse width (Read)  | E RD       | t <sub>EWLR</sub> | -                     | 100 | -    | ns     |
| Enable H pulse width (Read)  | L_ND       | t <sub>EWHR</sub> | -                     | 100 | -    |        |
| WRITE Data setup time        |            | t <sub>DS6</sub>  | -                     | 150 | -    |        |
| WRITE Address hold time      | DD0 to DD7 | t <sub>DH6</sub>  | -                     | 20  | -    |        |
| READ access time             | DB0 to DB7 | t <sub>ACC6</sub> | C <sub>L</sub> =100pF | -   | 40   |        |
| READ Output disable time     |            | t <sub>OH6</sub>  | C <sub>L</sub> =100pF | -   | 30   |        |



VDD=2.7V

| Item                         | Cianal     | Cumbal            | Condition             | Rat | ting | Units  |
|------------------------------|------------|-------------------|-----------------------|-----|------|--------|
| item                         | Signal     | Symbol            | Condition             | Min | Max  | Offics |
| Address hold time            |            | t <sub>AH6</sub>  | -                     | 20  | -    |        |
| Address setup time           | A0         | t <sub>AW6</sub>  | -                     | 30  | -    |        |
| System cycle time            |            | t <sub>CYC6</sub> | -                     | 250 | -    |        |
| Enable L pulse width (Write) | RW WR      | t <sub>EWLW</sub> | -                     | 150 | -    |        |
| Enable H pulse width (Write) | 1700_0017  | t <sub>EWHW</sub> | -                     | 100 | -    |        |
| Enable L pulse width (Read)  | E RD       | t <sub>EWLR</sub> | -                     | 150 | -    | ns     |
| Enable H pulse width (Read)  | L_IND      | t <sub>EWHR</sub> | -                     | 100 | -    |        |
| WRITE Data setup time        |            | t <sub>DS6</sub>  | -                     | 200 | -    |        |
| WRITE Address hold time      | DD0 4- DD7 | t <sub>DH6</sub>  | -                     | 20  | -    |        |
| READ access time             | DB0 to DB7 | t <sub>ACC6</sub> | C <sub>L</sub> =100pF | -   | 40   |        |
| READ Output disable time     |            | t <sub>OH6</sub>  | C <sub>L</sub> =100pF | -   | 30   |        |


<sup>\*1</sup> The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast,  $(t_r + t_f) \le (t_{CYC6} - t_{EWLW} - t_{EWHW})$  for  $(t_r + t_f) \le (t_{CYC6} - t_{EWLR} - t_{EWHR})$  are specified.

<sup>\*2</sup> All timing is specified using 20% and 80% of VDD as the reference.

<sup>\*3</sup> tEWLW and tEWLR are specified as the overlap between XCS being "L" and E.



## **Reset Timing**



 $V_{DD} = 3.3V$ 

| Item                  | Signal | Symbol          | Condition |     |     | Units |        |
|-----------------------|--------|-----------------|-----------|-----|-----|-------|--------|
| item                  | Signal | Symbol          | Condition | Min | Тур | Max   | UIIIIS |
| Reset time            | -      | t <sub>R</sub>  |           | -   | -   | 1     | μs     |
| Reset "L" pulse width | RST    | t <sub>RW</sub> | -         | 1   | -   | -     | μs     |

$$V_{DD} = 2.7V$$

| Item                  | Signal | Symbol          | Condition |     |     | Units |        |
|-----------------------|--------|-----------------|-----------|-----|-----|-------|--------|
| item                  | Signal | Symbol          | Condition | Min | Тур | Max   | Ullits |
| Reset time            | -      | t <sub>R</sub>  |           | -   | -   | 1.5   | μs     |
| Reset "L" pulse width | RST    | t <sub>RW</sub> | -         | 1.5 | -   | -     | μs     |



# 2.4 Display Command

# Ext=0 or Ext=1

| Index | Command | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function  | Hex | Parameter |
|-------|---------|----|----|----|----|----|----|----|----|----|----|----|-----------|-----|-----------|
| 1     | Ext In  | 0  | 1  | 0  | 0  | 0  | 1  | 1  | 0  | 0  | 0  | 0  | Ext=0 Set | 30  | None      |
| 2     | Ext Out | 0  | 1  | 0  | 0  | 0  | 1  | 1  | 0  | 0  | 0  | 1  | Ext=1 Set | 31  | None      |

## Ext=0

| Index | Command  | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function              | Hex | Parameter |
|-------|----------|----|----|----|----|----|----|----|----|----|----|----|-----------------------|-----|-----------|
| 1     | DISON    | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 1  | 1  | 1  | Display On            | AF  | None      |
| 2     | DISOFF   | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 1  | 1  | 0  | Display Off           | AE  | None      |
| 3     | DISNOR   | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 0  | 1  | 1  | 0  | Normal Display        | A6  | None      |
| 4     | DISINV   | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 0  | 1  | 1  | 1  | Inverse Display       | A7  | None      |
| 5     | COMSCN   | 0  | 1  | 0  | 1  | 0  | 1  | 1  | 1  | 0  | 1  | 1  | COM Scan Direction    | ВВ  | 1 byte    |
| 6     | DISCTRL  | 0  | 1  | 0  | 1  | 1  | 0  | 0  | 1  | 0  | 1  | 0  | Display Control       | СА  | 3 bytes   |
| 7     | SLPIN    | 0  | 1  | 0  | 1  | 0  | 0  | 1  | 0  | 1  | 0  | 1  | Sleep In              | 95  | None      |
| 8     | SLPOUT   | 0  | 1  | 0  | 1  | 0  | 0  | 1  | 0  | 1  | 0  | 0  | Sleep Out             | 94  | None      |
| 9     | LASET    | 0  | 1  | 0  | 0  | 1  | 1  | 1  | 0  | 1  | 0  | 1  | Line Address Set      | 75  | 2 bytes   |
| 10    | CASET    | 0  | 1  | 0  | 0  | 0  | 0  | 1  | 0  | 1  | 0  | 1  | Column Address Set    | 15  | 2 bytes   |
| 11    | DATSDR   | 0  | 1  | 0  | 1  | 0  | 1  | 1  | 1  | 1  | 0  | 0  | Data Scan Direction   | ВС  | 3 bytes   |
| 12    | RAMWR    | 0  | 1  | 0  | 0  | 1  | 0  | 1  | 1  | 1  | 0  | 0  | Writing to Memory     | 5C  | Data      |
| 13    | RAMRD    | 0  | 1  | 0  | 0  | 1  | 0  | 1  | 1  | 1  | 0  | 1  | Reading from Memory   | 5D  | Data      |
| 14    | PTLIN    | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 0  | 0  | Partial display in    | A8  | 2 bytes   |
| 15    | PTLOUT   | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 0  | 1  | Partial display out   | A9  | None      |
| 16    | RMWIN    | 0  | 1  | 0  | 1  | 1  | 1  | 0  | 0  | 0  | 0  | 0  | Read and Modify Write | E0  | None      |
| 17    | RMWOUT   | 0  | 1  | 0  | 1  | 1  | 1  | 0  | 1  | 1  | 1  | 0  | RMW end               | EE  | None      |
| 18    | ASCSET   | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0  | Area Scroll Set       | AA  | 4 bytes   |
| 19    | SCSTART  | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 1  | Scroll Start Set      | AB  | 1 byte    |
| 20    | OSCON    | 0  | 1  | 0  | 1  | 1  | 0  | 1  | 0  | 0  | 0  | 1  | Internal OSC on       | D1  | None      |
| 21    | OSCOFF   | 0  | 1  | 0  | 1  | 1  | 0  | 1  | 0  | 0  | 1  | 0  | Internal OSC off      | D2  | None      |
| 22    | PWRCTRL  | 0  | 1  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | Power Control         | 20  | 1 byte    |
| 23    | VOLCTRL  | 0  | 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | EC control            | 81  | 2 bytes   |
| 24    | VOLUP    | 0  | 1  | 0  | 1  | 1  | 0  | 1  | 0  | 1  | 1  | 0  | EC increase 1         | D6  | None      |
| 25    | VOLDOWN  | 0  | 1  | 0  | 1  | 1  | 0  | 1  | 0  | 1  | 1  | 1  | EC decrease 1         | D7  | None      |
| 26    | RESERVED | 0  | 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 1  | 0  | Not Use               | 82  | 0         |
| 27    | EPSRRD1  | 0  | 1  | 0  | 0  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | READ Register1        | 7C  | None      |



| 977 | 2222 |         | personal |   | 777 | 10000 | 00000 | 10000 | 00000 | partier o | 1000000 | name of     | namen a |                 |    | and the same of th |
|-----|------|---------|----------|---|-----|-------|-------|-------|-------|-----------|---------|-------------|---------|-----------------|----|--|
|     | 28   | EPSRRD2 | 0        | 1 | 0   | 0     | 1     | 1     | 1     | 1         | 1       | 0           | 1       | READ Register2  | 7D | None   |
|     | 29   | NOP     | 0        | 1 | 0   | 0     | 0     | 1     | 0     | 0         | 1       | 0           | 1       | NOP Instruction | 25 | None   |
|     | 30   | STREAD  | 0        | 0 | 1   |       |       | F     | Read  | Dat       | а       | Status Read |         |                 |    |  |
|     | 31   | EPINT   | 0        | 1 | 0   | 0     | 0     | 0     | 0     | 0         | 1       | 1           | 1       | Initial code(1) | 07 | 1 byte   |


## Ext=1

| Index | Command    | A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function              | Hex | Parameter |
|-------|------------|----|----|----|----|----|----|----|----|----|----|----|-----------------------|-----|-----------|
| 1     | Gray 1 Set | 0  | 1  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | FRAME 1 Gray PWM Set  | 20  | 16 bytes  |
| 2     | Gray 2 Set | 0  | 1  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 1  | FRAME 2 Gray PWM Set  | 21  | 16 bytes  |
| 3     | Wt. Set    | 0  | 1  | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 1  | 0  | Weight Set            | 22  | 3 bytes   |
| 4     | ANASET     | 0  | 1  | 0  | 0  | 0  | 1  | 1  | 0  | 0  | 1  | 0  | Analog Circuit Set    | 32  | 3 bytes   |
| 5     | DITHOFF    | 0  | 1  | 0  | 0  | 0  | 1  | 1  | 0  | 1  | 0  | 0  | Dithering Circuit Off | 34  | None      |
| 6     | DITHON     | 0  | 1  | 0  | 0  | 0  | 1  | 1  | 0  | 1  | 0  | 1  | Dithering Circuit On  | 35  | None      |
| 7     | EPCTIN     | 0  | 1  | 0  | 1  | 1  | 0  | 0  | 1  | 1  | 0  | 1  | Control EEPROM        | CD  | 1 byte    |
| 8     | EPCOUT     | 0  | 1  | 0  | 1  | 1  | 0  | 0  | 1  | 1  | 0  | 0  | Cancel EEPROM         | СС  | None      |
| 9     | EPMWR      | 0  | 1  | 0  | 1  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | Write to EEPROM       | FC  | None      |
| 10    | EPMRD      | 0  | 1  | 0  | 1  | 1  | 1  | 1  | 1  | 1  | 0  | 1  | Read from EEPROM      | FD  | None      |




## 3. QUALITY ASSURANCE SYSTEM

# 3.1 Quality Assurance Flow Chart











## 3.2 Inspection Specification

- ◆Inspection Standard: MIL-STD-105E Table Normal Inspection Single Sampling Level Ⅱ.
- ◆Equipment : Gauge · MIL-STD · Multi-Inno · Sample
- ◆Defect Level: Major Defect AQL 0.4; Minor Defect AQL 1.5.
- ♦OUT Going Defect Level: Sampling.
- ◆Manner of appearance test :
  - (1). The test be under 40W×2 fluorescent light 'and distance of view must be at 30 cm.
  - (2). The test direction is base on about around 45° of vertical line. (Fig. 1)
  - (3). Definition of area . (Fig. 2)






#### ◆ Specification:

| NO | Item   | Criterion  | level |
|----|--|--|-------|
|    |  | 1.1 The part number is inconsistent with work order of Production.   | Major |
| 01 | Product condition  | 1.2 Mixed production types.  | Major |
|    |  | 1.3 Assembled in inverse direction.  | Major |
| 02 | Quantity   | 2.1 The quantity is inconsistent with work order of production.  | Major |
| 03 | Outline dimension  | 3.1 Product dimension and structure must conform to Structure diagram.   | Major |
|    |  | 4.1 Missing line character \ dot and icon.   | Major |
| 04 | Electrical Testing                                       | 4.2 No function or no display.   | Major |
|    |  | 4.3 Output data is error.  | Major |
|    |  | 4.4 LCD viewing angle defect.  | Major |
|    |  | 4.5 Current consumption exceeds product specifications.  | Major |
| 05 | Black or white dot \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | <ul> <li>5.1 Round type:</li> <li>5.1.1 display only:</li> <li>• White and black spots on display ≤ 0.30mm, no more than Four white or black spots present.</li> <li>• Densely spaced: NO more than two spots or lines within 3mm</li> </ul> | Minor |



◆Specification:

| NO | Item  | Criterion   |  |                         |   |                       | level |
|----|---|---|--|-------------------------|---|-----------------------|-------|
| 05 | Black or white dot $\cdot$ scratch $\cdot$ contamination Round type | 0.<br>0.<br>5.1.3 Line t  | mension (diameter $\Phi \le 0.10$ mm $10$ mm $< \Phi \le 0.20$ $20$ mm $< \Phi \le 0.30$ Total | mm<br>mm<br>)<br>0.05mm | A area Accept no dens   | otance (Q'ty)  B area | Minor |
| 06 | Polarizer<br>Bubble   | Dimension (diameter : $\Phi$ ) $\Phi \le 0.20 \text{mm}$ $0.20 \text{mm} < \Phi \le 0.50 \text{mm}$ $0.50 \text{mm} < \Phi \le 1.00 \text{mm}$ $\Phi > 1.00 \text{mm}$ Total quantity |  |                         | Acceptance(Q'ty)  A area B area  ccept no dense Don't count  3 Don't count  2 Don't count  0 Don't count  4 Don't count |                       | Minor |
| 07 | The crack of glass  | Glass Crack: 7.1 Crack on the circuit of electrode terminal :   |  |                         |   |                       | Minor |





◆Specification:

|    | ecification:              |   |               |            |            |       |
|----|---------------------------|---|---------------|------------|------------|-------|
| NO | Item                      | Criterion   |               |            |            | Level |
|    |                           | • Glass Crack:  7.2 General glass crack and corner edge:  7.2.1 |               |            |            |       |
|    | The crack of glass        |   | X             | Y          | Z          | Minor |
|    | X: The length of Crack    |   | Neglect       | Out A area | Neglect    |       |
|    | Y: The width of crack     | 7.2,2   | <i>"  #</i> > |            |            |       |
| 07 | Z: The thickness of crack |   |               | X          |            |       |
|    | D: terminal length        |   | X             | Y          | Z          |       |
|    | T: The thickness of glass | _   | Neglect       | Out A area | Neglect    |       |
|    | A: The length of glass    | 7.3 Glas  | s remain:     |            |            |       |
|    |                           |   | N             |            | Y<br>1/3 d | Minor |





◆Specification:

|    | ecification:  |   |  |                   | - ·   |  |
|----|---|---|--|-------------------|-------|--|
| NO | Item  | Criterion   |  |                   | Level |  |
| 07 | The crack of glass  X: The length of Crack  Y: The width of crack  Z: The thickness of crack  D: terminal length  T: The thickness of | 7.4 Corner crack and medial crack:  SP  SP  SP      |  |                   |       |  |
|    | glass   | X   | Y  | Z                 |       |  |
|    | A: The length of  | ≤1/5a   | Crack can't enter viewing area                         | ≤1/2t             |       |  |
|    | glass   | ≤1/5a   | Crack can't exceed the half of width of SP width of SP | $1/2t < Z \le 2t$ |       |  |
|    |   | 8.1 Backlight of                                    | can't work normally.                                   |                   | Major |  |
| 08 | Backlight elements  | 8.2 Backlight doesn't light or color is wrong.      |  |                   |       |  |
|    |   | 8.3 Illumination source flickers when lit.          |  |                   |       |  |
|    |   | 9.1 pin type must match type in specification sheet |  |                   |       |  |
|    | General<br>appearance   | 9.2 No short circuits in components on PCB or FPC   |  |                   |       |  |
| 00 |   | 9.3Product packaging must the same as specified on  |  |                   |       |  |
| 09 |   | packaging specification sheet.                      |  |                   |       |  |
|    |   | 9.4 The folding and peeled off in polarizer are not |  |                   |       |  |
|    |   | acceptable  |  |                   |       |  |
|    |   |   | or FPC between B/L assembled d                         | istance           | Major |  |
|    |   | (PCB or FPC) is $\leq 1.5$ mm                       |  |                   |       |  |



# 4. RELIABILITY TEST

4.1 Reliability Test Condition

|     | TEST ITEM                               | TEST COM   | NTION                                  |                                 |        |  |  |
|-----|---|--|--|---------------------------------|--------|--|--|
| NO. | TEST ITEM                               | TEST CONDITION  Very in 90, +2°C, 06 has   |  |                                 |        |  |  |
| 1   | High Temperature Storage Test           | 1  |  |                                 |        |  |  |
| 2   | Low Temperature Storage Test            | Surrounding temperature, then storage at normal condition 4hrs   |  |                                 |        |  |  |
| 2   | Low remperature Storage Test            | Keep in -30 ±2°C 96 hrs Surrounding temperature, then storage at normal condition 4hrs                             |  |                                 |        |  |  |
|     |   | Keep in +60°C/90%RH duration for 96 hrs  |  |                                 |        |  |  |
| 3   | High Humidity Storage                   | _  | temperature, then stora                |                                 | 4hrs   |  |  |
|     |   | (Excluding the polarizer)  |  |                                 |        |  |  |
|     |   | Air Discharg   | ge:                                    | Contact Discharge:              |        |  |  |
|     |   | Apply 2 KV with 5 times  |  | Apply 250V with 5               | times  |  |  |
|     |   | Discharge for each polarity +/-  |  | discharge for each polarity +/- |        |  |  |
|     |   | 1. Tempera   | ture Ambient: $15^{\circ}$ C $\sim$ 35 | $^\circ\mathbb{C}$              |        |  |  |
|     |   | 2. Humidity  | y relative: $30\% \sim 60\%$           |                                 |        |  |  |
| 4   | ESD Test                                | 3. Energy S  | Storage Capacitance(Cs-                | -Cd):150pF±10%                  |        |  |  |
|     |   | 4. Discharge Resistance(Rd):330 Ω±10%  |  |                                 |        |  |  |
|     |   | _  | ge, mode of operation:                 |                                 |        |  |  |
|     |   | Single Discharge (time between successive discharges at least 1 s)   |  |                                 |        |  |  |
|     |   | (Tolerance If the output voltage indication: ±5%)  |  |                                 |        |  |  |
|     |   | $-20^{\circ}\text{C} \rightarrow 25^{\circ}\text{C} \rightarrow 70^{\circ}\text{C} \rightarrow 25^{\circ}\text{C}$ |  |                                 |        |  |  |
| 5   | Temperature Cycling Test                | (30mins) (5mins) (30mins) (5mins)  |  |                                 |        |  |  |
|     | r i i i i i i i i i i i i i i i i i i i | 10 Cycle   |  |                                 |        |  |  |
|     |   | Surrounding temperature, then storage at normal condition 4hrs   |  |                                 |        |  |  |
|     | Vibration Test (Dealers - 4)            | 1. Sine wave 10∼55HZ frequency (1 min)   |  |                                 |        |  |  |
| 6   | Vibration Test (Packaged)               | 2. The amplitude of vibration :1.5 mm  |  |                                 |        |  |  |
|     |   | 3. Each direction (XYZ) duration for 2 Hrs   |  |                                 |        |  |  |
|     |   |  | Packing Weight (Kg)                    | Drop Height (cm)                |        |  |  |
|     |   |  | $0 \sim 45.4$                          | 122                             |        |  |  |
| 7   |   |  | 45.4 ~ 90.8                            | 76                              |        |  |  |
|     | Drop Test (Packaged)                    |  | 90.8 ~ 454                             | 61                              |        |  |  |
|     |   |  | Over 454                               | 46                              |        |  |  |
|     |   | Dr   | on direction : 3 come                  | ·/1 edges /6 sides etch         | 1times |  |  |
|     |   | Drop direction: **3 comer /1 edges /6 sides etch 1times  |  |                                 |        |  |  |



#### 5. PRECAUTION RELATING PRODUCT HANDLING

#### **5.1 SAFETY**

- 5.1.1 If the LCD panel breaks, be careful not to get the liquid crystal to touch your skin.
- 5.1.2 If the liquid crystal touches your skin or clothes, please wash it off immediately by using soap and water.

#### **5.2 HANDLING**

- 5.2.1 Avoid any strong mechanical shock which can break the glass.
- 5.2.2 Avoid static electricity which can damage the CMOS LSI—When working with the module, be sure to ground your body and any electrical equipment you may be using.
- 5.2.3 Do not remove the panel or frame from the module.
- 5.2.4 The polarizing plate of the display is very fragile. So, please handle it very carefully, do not touch, push or rub the exposed polarizing with anything harder than an HB pencil lead (glass, tweezers, etc.)
- 5.2.5 Do not wipe the polarizing plate with a dry cloth, as it may easily scratch the surface of plate.
- 5.2.6 Do not touch the display area with bare hands, this will stain the display area.
- 5.2.7 Do not use ketonics solvent & aromatic solvent. Use with a soft cloth soaked with a cleaning naphtha solvent.
- 5.2.8 To control temperature and time of soldering is 320±10°C and 3-5 sec.
- 5.2.9 To avoid liquid (include organic solvent) stained on LCM.

#### 5.3 STORAGE

- 5.3.1 Store the panel or module in a dark place where the temperature is  $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$  and the humidity is below 65% RH.
- 5.3.2 Do not place the module near organics solvents or corrosive gases.
- 5.3.3 Do not crush, shake, or jolt the module.

#### 5.4 TERMS OF WARRANTY

5.4.1 Applicable warrant period

The period is within thirteen months since the date of shipping out under normal using and storage conditions.

5.4.2 Unaccepted responsibility

This product has been manufactured to your company's specification as a part for use in your company's general electronic products. It is guaranteed to perform according to delivery specifications. For any other use apart from general electronic equipment, we cannot take responsibility if the product is used in nuclear power control equipment, aerospace equipment, fire and security systems or any other applications in which there is a direct risk to human life and where extremely high levels of reliability are required.



