

# NT7108C

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of NEOTEC

**INTRODUCTION**

The NT7108 is a LCD driver LSI with 64 channel outputs for dot matrix liquid crystal graphic display systems. This device consists of the display RAM, 64 bits data latch, 64 bit drivers and decoder logic. It has the internal display RAM for storing the display data transferred from a 8 bit micro controller and generates the dot matrix liquid crystal driving signals corresponding to stored data. The NT7108 composed of the liquid crystal display system in combination with the NT7107.


**FEATURES**

- Dot matrix LCD segment driver with 64 channel output
- Input and output signal
  - Input: 8bit parallel display data control signal from MPU divided bias voltage (V0R, V0L, V2R, V2L, V3R, V3L, V5R, V5L)
  - Output: 64 channels for LCD driving.
- Display data is stored in display data RAM from MPU.
- Interface RAM
  - Capacity: 512 bytes (4096 bits)
  - RAM bit data: RAM bit data = 1: On  
RAM bit data = 0: Off
- Applicable LCD duty:1/32-1/64
- LCD driving voltage: 8V-17V(V<sub>DD</sub>-V<sub>EE</sub>)
- Power supply voltage:+2.7~+5.5V
- Interface

| Driver       |              | Controller |
|--------------|--------------|------------|
| COMMON       | SEGMENT      |            |
| Other NT7107 | Other NT7108 | MPU        |


- High voltage CMOS process.
- 100QFP or bare chip available.

**BLOCK DIAGRAM**




**PIN CONFIGURATION**

**100 PQFP PACKAGE**



**100 PQ PACKAGE**



**PIN DESCRIPTION**
**Table 1. Pin Description**

| Pin Number QFP                           | Symbol   | I/O              | Description   |              |                  |  |  |
|--|--|------------------|---|--------------|------------------|--|--|
| 3<br>78<br>73,8                          | V <sub>DD</sub><br>V <sub>SS</sub><br>V <sub>EE1,2</sub>   | Power            | For internal logic circuit (+2.7~+5.5V)<br>GND (0V)<br>For LCD driver circuit<br>V <sub>SS</sub> = 0V, V <sub>DD</sub> = +5V±10%, V <sub>DD</sub> - V <sub>EE</sub> = 8V - 17V<br>The same voltage should be connected to V <sub>EE1</sub> and V <sub>EE2</sub> .   |              |                  |  |  |
| 74,7<br>76,5<br>77,4<br>75,6             | V <sub>0L</sub> , V <sub>0R</sub> ,<br>V <sub>2L</sub> , V <sub>2R</sub> ,<br>V <sub>3L</sub> , V <sub>3R</sub> ,<br>V <sub>5L</sub> , V <sub>5R</sub> | Power            | Bias supply voltage terminals to drive LCD.<br><table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>Select Level</td> <td>Non-Select Level</td> </tr> <tr> <td>V<sub>0L</sub> (R), V<sub>5L</sub> (R)</td> <td>V<sub>2L</sub> (R), V<sub>3L</sub> (R)</td> </tr> </table> The same voltage should connect V <sub>0L</sub> and V <sub>0R</sub> (V <sub>2L</sub> & V <sub>2R</sub> , V <sub>3L</sub> & V <sub>3R</sub> , V <sub>5L</sub> & V <sub>5R</sub> ). | Select Level | Non-Select Level | V <sub>0L</sub> (R), V <sub>5L</sub> (R) | V <sub>2L</sub> (R), V <sub>3L</sub> (R) |
| Select Level                             | Non-Select Level   |                  |   |              |                  |  |  |
| V <sub>0L</sub> (R), V <sub>5L</sub> (R) | V <sub>2L</sub> (R), V <sub>3L</sub> (R)   |                  |   |              |                  |  |  |
| 92<br>91<br>90                           | CS1B<br>CS2B<br>CS3  | Input            | Chip selection<br>In order to interface data for input or output, the terminals have to be CS1B=L, CS2B=L, and CS3=H.   |              |                  |  |  |
| 2  | M  | Input            | Alternating signal input for LCD driving.   |              |                  |  |  |
| 1  | ADC  | Input            | Address control signal to determine the relation between Y address of display RAM and terminals from which the data is output.<br>ADC=H Y <sub>0</sub> :S <sub>1</sub> -Y <sub>63</sub> :S <sub>64</sub><br>ADC=L Y <sub>0</sub> :S <sub>64</sub> -Y <sub>63</sub> :S <sub>1</sub>  |              |                  |  |  |
| 100                                      | FRM  | Input            | Synchronous control signal.<br>Presets the 6-bit Z counter and synchronizes the common signal with the frame signal when the frame signal becomes high.   |              |                  |  |  |
| 99                                       | E  | Input            | Enable signal.<br>Write mode (R/W=L) → data of DB<0:7> is latched at the falling edge of E<br>Read mode (R/W=H) → DB<0:7> appears the reading data while E is at high level.  |              |                  |  |  |
| 98<br>97                                 | CLK1<br>CLK2   | Input            | 2 phase clock signal for internal operation<br>Used to execute operations for input/output of display RAM data and others.  |              |                  |  |  |
| 96                                       | CL   | Input            | Display synchronous signal.<br>Display data is latched at rising time of the CL signal and increments the Z-address counter at the CL falling time.   |              |                  |  |  |
| 95                                       | RS   | Input            | Data or Instruction.<br>RS=H → DB<0:7>:Display RAM data<br>RS=L → DB<0:7>:Instruction data  |              |                  |  |  |
| 94                                       | RW   | Input            | Read or Write.<br>R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H.<br>R/W=L → Display data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H.   |              |                  |  |  |
| 79-86                                    | DB0~<br>DB7  | Input/<br>Output | Data bus.<br>Three state I/O common terminal.   |              |                  |  |  |

| Pin Number<br>QFP | Symbol | I/O          | Description   |   |      |              |   |   |    |   |    |   |   |    |   |    |
|-------------------|--------|--------------|---|---|------|--------------|---|---|----|---|----|---|---|----|---|----|
| 72-9              | S1-S64 | Output       | LCD segment driver output.<br>Display RAM data 1:On<br>Display RAM data 0:Off (relation of display RAM data & M) <table border="1" data-bbox="652 407 1148 585"> <thead> <tr> <th>M</th> <th>Data</th> <th>Output Level</th> </tr> </thead> <tbody> <tr> <td rowspan="2">L</td> <td>L</td> <td>V2</td> </tr> <tr> <td>H</td> <td>V0</td> </tr> <tr> <td rowspan="2">H</td> <td>L</td> <td>V3</td> </tr> <tr> <td>H</td> <td>V5</td> </tr> </tbody> </table> | M | Data | Output Level | L | L | V2 | H | V0 | H | L | V3 | H | V5 |
| M                 | Data   | Output Level |   |   |      |              |   |   |    |   |    |   |   |    |   |    |
| L                 | L      | V2           |   |   |      |              |   |   |    |   |    |   |   |    |   |    |
|                   | H      | V0           |   |   |      |              |   |   |    |   |    |   |   |    |   |    |
| H                 | L      | V3           |   |   |      |              |   |   |    |   |    |   |   |    |   |    |
|                   | H      | V5           |   |   |      |              |   |   |    |   |    |   |   |    |   |    |
| 93                | RSTB   | Input        | Reset signal.<br>When RSTB=L,<br>-ON/OFF register 0 set (display off)<br>-Display start line register 0 set (display line from 0)<br>After releasing reset, this condition can be changed only by instruction.  |   |      |              |   |   |    |   |    |   |   |    |   |    |
| 87<br>88<br>89    | NC     |              | No connection. (Open)   |   |      |              |   |   |    |   |    |   |   |    |   |    |

**OPERATING PRINCIPLES AND METHODS****I/O BUFFER**

Input buffer controls the status between the enable and disable of chip. Unless the CS1B to CS3 is in active mode, Input or output of data and instruction does not execute. Therefore internal state is not change. But RSTB and ADC can operate regardless CS1B-CS3.

**INPUT REGISTER**

Input register is provided to interface with MPU, which is different operating frequency. Input register stores the data temporarily before writing it into display RAM. When CS1B to CS3 are in the active mode, R/W and RS select the input register. The data from MPU is written into input register, then into display RAM. Data latched for falling of the E signal and write automatically into the display data RAM by internal operation.

**OUTPUT REGISTER**

Output register stores the data temporarily from display data RAM when CS1B, CS2B and CS3 are in active mode and R/W and RS=H, stored data in display data RAM is latched in output register. When CS1B to CS3 is in active mode and R/W=H, RS=L, status data (busy check) can read out. To read the contents of display data RAM, twice access of read instruction is needed. In first access, data in display data RAM is latched into output register. In second access, MPU can read data which is latched. That is, to read the data in display data RAM, it needs dummy read. But status read is not needed dummy read.

| <b>RS</b> | <b>R/W</b> | <b>Function</b>                                      |
|-----------|------------|--|
| L         | L          | Instruction  |
|           | H          | Status read (busy check)                             |
| H         | L          | Data write (from input register to display data RAM) |
|           | H          | Data read (from display data RAM to output register) |



**RESET**

The system can be initialized by setting RSTB terminal at low level when turning power on, receiving instruction from MPU.


When RSTB becomes low, following procedure is occurred.

- Display off
- Display start line register become set by 0. (Z-address 0)

While RSTB is low, No instruction except status read can be accepted. Therefore, execute other instructions after making sure that DB4=0 (clear RSTB) and DB7=0 (ready) by status read instruction. The Conditions of power supply at initial power up are shown in table 2.


**Table 2. Power Supply Initial Conditions**

| Item       | Symbol   | Min. | Typ. | Max. | Unit    |
|------------|----------|------|------|------|---------|
| Reset time | $t_{RS}$ | 1.0  | -    | -    | $\mu s$ |
| Rise time  | $t_R$    | -    | -    | 200  | ns      |



**Busy Flag**

Busy Flag indicates the NT7108 is operating or no operating. When busy flag is high, NT7108 is in internal operating. When busy flag is low, NT7108 can accept the data or instruction. DB7 indicates busy flag of the NT7108.



**Display ON / OFF Flip-Flop**

The display on/off flip-flop makes on/off the liquid crystal display. When flip-flop is reset (logical low), selective voltage or non-selective voltage appears on segment output terminals. When flip-flop is set (logic high), non-selective voltage appears on segment output terminals regardless of display RAM data. The display on/off flip-flop can change status by instruction. The display data at all segments disappear while RSTB is low. The status of the flip-flop is output to DB5 by status read instruction. The display on/off flip-flop is synchronized by CL signal.

**X Page Register**

X page register designates pages of the internal display data RAM. Count function is not available. An address is set by instruction.

**Y Address Counter**

An address is set by instruction and is increased by 1 automatically by R/W operations of display data. The Y address counter loops the values of 0 to 63 to count.

**Display Data RAM**

Display data RAM stores a display data for liquid crystal display. To indicate on state dot matrix of liquid crystal display, write data 1. The other way, off state, writes 0.

Display data RAM address and segment output can be controlled by ADC signal.

- ADC=H → Y-address 0:S1-Y address 63:S64
- ADC=L → Y-address 0:S64-Y address 63:S1

ADC terminal connects the VDD or Vss.

**Display Start Line Register**

The display start line register indicates of display data RAM to display top line of liquid crystal display. Bit data (DB<0.5>) of the display start line set instruction is latched in display start line register. Latched data is transferred to the Z address counter while FRM is high, presetting the Z address counter. It is used for scrolling of the liquid crystal display screen.

**DISPLAY CONTROL INSTRUCTION**

The display control instructions control the internal state of the NT7108. Instruction is received from MPU to NT7108 for the display control. The following table shows various instructions.

| Instruction                    | RS | R/W | DB7        | DB6 | DB5                       | DB4   | DB3 | DB2        | DB1 | DB0 | Function  |   |
|--------------------------------|----|-----|------------|-----|---------------------------|-------|-----|------------|-----|-----|---|---|
| Display on/off                 | L  | L   | L          | L   | H                         | H     | H   | H          | H   | L/H | Controls the display on or off. Internal status and display RAM data is not affected.<br>L:OFF, H:ON                      |   |
| Set address (Y address)        | L  | L   | L          | H   | Y address (0-63)          |       |     |            |     |     | Sets the Y address in the Y address counter.  |   |
| Set page (X address)           | L  | L   | H          | L   | H                         | H     | H   | Page (0-7) |     |     | Sets the X address at the X address register.   |   |
| Display Start line (Z address) | L  | L   | H          | H   | Display start line (0-63) |       |     |            |     |     | Indicates the display data RAM displayed at the top of the screen.  |   |
| Status read                    | L  | H   | Busy       | L   | On/Off                    | Reset | L   | L          | L   | L   | Read status.<br>BUSY L: Ready<br>H: In operation<br>ON/OFF L: Display ON<br>H: Display OFF<br>RESET L: Normal<br>H: Reset |   |
| Write display data             | H  | L   | Write data |     |                           |       |     |            |     |     |   | Writes data (DB0: 7) into display data RAM. After writing instruction, Y address is increased by 1 automatically. |
| Read display data              | H  | H   | Read data  |     |                           |       |     |            |     |     |   | Reads data (DB0: 7) from display data RAM to the data bus.  |

**DISPLAY ON/OFF**

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 0   | 0   | 1   | 1   | 1   | 1   | 1   | D   |

The display data appears when D is 1 and disappears when D is 0. Though the data is not on the screen with D=0, it remains in the display data RAM. Therefore, you can make it appear by changing D=0 into D=1.

**SET ADDRESS (Y ADDRESS)**

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 0   | 1   | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |

Y address (AC0-AC5) of the display data RAM is set in the Y address counter. An address is set by instruction and increased by 1 automatically by read or write operations of display data.

**SET PAGE (X ADDRESS)**

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 1   | 0   | 1   | 1   | 1   | AC2 | AC1 | AC0 |

X address (AC0-AC2) of the display data RAM is set in the X address register. Writing or reading to or from MPU is executed in this specified page until the next page is set.

**DISPLAY START LINE (Z ADDRESS)**

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 1   | 1   | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |

Z address (AC0-AC5) of the display data RAM is set in the display start line register and displayed at the top of the screen. When the display duty cycle is 1/64 or others (1/32-1/64), the data of total line number of LCD screen, from the line specified by display start line instruction, is displayed.

**STATUS READ**

| <b>RS</b> | <b>R/W</b> | <b>DB7</b> | <b>DB6</b> | <b>DB5</b> | <b>DB4</b> | <b>DB3</b> | <b>DB2</b> | <b>DB1</b> | <b>DB0</b> |
|-----------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| 0         | 1          | BUSY       | 0          | ON/OFF     | RESET      | 0          | 0          | 0          | 0          |

- **BUSY**

When BUSY is 1, the Chip is executing internal operation and no instructions are accepted.

When BUSY is 0, the Chip is ready to accept any instructions.

- **ON/OFF**

When ON/OFF is 1, the display is OFF.

When ON/OFF is 0, the display is ON.

- **RESET**

When RESET is 1, the system is being initialized.

In this condition, no instructions except status read can be accepted.

When RESET is 0, initializing has finished and the system is in usual operation condition.

**WRITE DISPLAY DATA**

| <b>RS</b> | <b>R/W</b> | <b>DB7</b> | <b>DB6</b> | <b>DB5</b> | <b>DB4</b> | <b>DB3</b> | <b>DB2</b> | <b>DB1</b> | <b>DB0</b> |
|-----------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| 1         | 0          | D7         | D6         | D5         | D4         | D3         | D2         | D1         | D0         |

Writes data (D0-D7) into the display data RAM. After writing instruction, Y address is increased by 1 automatically.

**READ DISPLAY DATA**

| <b>RS</b> | <b>R/W</b> | <b>DB7</b> | <b>DB6</b> | <b>DB5</b> | <b>DB4</b> | <b>DB3</b> | <b>DB2</b> | <b>DB1</b> | <b>DB0</b> |
|-----------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| 1         | 1          | D7         | D6         | D5         | D4         | D3         | D2         | D1         | D0         |

Reads data (D0-D7) from the display data RAM. After reading instruction, Y address is increased by 1 automatically.

**MAXIMUM ABSOLUTE LIMIT**

| Characteristic        | Symbol           | Value   | Unit | Note    |
|-----------------------|------------------|---|------|---------|
| Operating voltage     | V <sub>DD</sub>  | -0.3 to +7.0                                  | V    | (1)     |
| Supply voltage        | V <sub>EE</sub>  | V <sub>DD</sub> -19.0 to V <sub>DD</sub> +0.3 |      | (4)     |
| Driver supply voltage | V <sub>B</sub>   | -0.3 to V <sub>DD</sub> +0.3                  |      | (1),(3) |
|                       | V <sub>LCD</sub> | V <sub>EE</sub> -0.3 to V <sub>DD</sub> +0.3  |      | (2)     |
| Operating temperature | T <sub>OPR</sub> | -30 to +85                                    | °C   |         |
| Storage temperature   | T <sub>STG</sub> | -55 to +125                                   |      |         |

**NOTES:**

1. Based on V<sub>SS</sub>=0V
2. Applies the same supply voltage to V<sub>EE1</sub> and V<sub>EE2</sub>. V<sub>LCD</sub>=V<sub>DD</sub>-V<sub>EE</sub>.
3. Applies to M, FRM, CL, RSTB, ADC, CLK1, CLK2, CS1B, CS2B, CS3, E, R/W, RS and DB0-DB7.
4. Applies to V0L(R), V2L(R), V3L(R) and V5L(R).

Voltage level: V<sub>DD</sub> ≥ V0L=V0R ≥ V2L=V2R ≥ V3L=V3R ≥ V5L=V5R ≥ V<sub>EE</sub>.

**ELECTRICAL CHARACTERISTICS**
**DC CHARACTERISTICS** ( $V_{DD}=5.0V$ ,  $V_{SS}=0V$ ,  $V_{DD}-V_{EE}=8$  to  $17V$ ,  $T_a=-30^{\circ}C$  to  $+85^{\circ}C$ )

| Characteristic                 | Symbol    | Condition                                   | Min.        | Typ. | Max.        | Unit      | Note |
|--------------------------------|-----------|---|-------------|------|-------------|-----------|------|
| Operating Voltage              | $V_{DD}$  | -   | 2.7         | -    | 5.5         | V         |      |
| Input high Voltage             | $V_{IH1}$ | -   | $0.7V_{DD}$ | -    | $V_{DD}$    |           | (1)  |
|                                | $V_{IH2}$ | -   | 2.0         | -    | $V_{DD}$    |           | (2)  |
| Input low Voltage              | $V_{IL1}$ | -   | 0           | -    | $0.3V_{DD}$ |           | (1)  |
|                                | $V_{IL2}$ | -   | 0           | -    | 0.8         |           | (2)  |
| Output high voltage            | $V_{OH}$  | $I_{OH}=-200 \mu A$                         | 2.4         | -    | -           |           | (3)  |
| Output low voltage             | $V_{OL}$  | $I_{OL}=1.6mA$                              | -           | -    | 0.4         | (3)       |      |
| Input leakage current          | $I_{LKG}$ | $V_{IN}=V_{SS}-V_{DD}$                      | -1.0        | -    | 1.0         | $\mu A$   | (4)  |
| Three-state(off) input current | $I_{TSL}$ | $V_{IN}=V_{SS}-V_{DD}$                      | -5.0        | -    | 5.0         |           | (5)  |
| Driver input leakage current   | $I_{DIL}$ | $V_{IN}=V_{EE}-V_{DD}$                      | -2.0        | -    | 2.0         |           | (6)  |
| Operating current              | $I_{DD1}$ | During display                              | -           | -    | 100         |           | (7)  |
|                                | $I_{DD2}$ | During access<br>Access cycle = 1 MHz       | -           | -    | 500         |           | (7)  |
| On resistance                  | $R_{ON}$  | $V_{DD}-V_{EE}=15V$<br>$I_{LOAD}=\pm 0.1mA$ | -           | -    | 7.5         | $k\Omega$ | (8)  |


**NOTES:**

1. CL, FRM, M RSTB, CLK1, CLK2
2. CS1B, CS2B, CS3, E, R/W, RS, DB0 - DB7
3. DB0 - DB7
4. Except DB0 -DB7
5. DB0 - DB7 at high impedance
6.  $V_{0L(R)}$ ,  $V_{2L(R)}$ ,  $V_{3L(R)}$ ,  $V_{5L(R)}$
7. 1/64 duty,  $f_{CLK}=250kHz$ , frame frequency= $70HZ$ , output: no load
8.  $V_{DD} - V_{EE} = 15.5V$   
 $V_{0L(R)} > V_{2L(R)} = V_{DD} - 2/7(V_{DD} - V_{EE}) > V_{3L(R)} = V_{EE} + 2/7(V_{DD} - V_{EE}) > V_{5L(R)}$

**AC CHARACTERISTICS ( $V_{DD}=+5V\pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=-30^{\circ}C$  to  $+85^{\circ}C$ )**

**Clock Timing**

| Characteristic             | Symbol    | Min  | Type | Max | Unit    |
|----------------------------|-----------|------|------|-----|---------|
| CLK1, CLK2 cycle time      | $t_{CY}$  | 2.5  | -    | 20  | $\mu s$ |
| CLK1 "low" level width     | $t_{WL1}$ | 625  | -    | -   | ns      |
| CLK2 "low" level width     | $t_{WL2}$ | 625  | -    | -   |         |
| CLK1 "high" level width    | $t_{WH1}$ | 1875 | -    | -   |         |
| CLK2 "high" level width    | $t_{WH2}$ | 1875 | -    | -   |         |
| CLK1-CLK2 phase difference | $t_{D12}$ | 625  | -    | -   |         |
| CLK2-CLK1 phase difference | $t_{D21}$ | 625  | -    | -   |         |
| CLK1, CLK2 rise time       | $t_R$     | -    | -    | 150 |         |
| CLK1, CLK2 fall time       | $t_F$     | -    | -    | 150 |         |




**Figure 1. External Clock Waveform**



**Display Control Timing**


| Characteristic        | Symbol          | Min | Type | Max | Unit |
|-----------------------|-----------------|-----|------|-----|------|
| FRM delay time        | t <sub>DF</sub> | -2  | -    | 2   | μs   |
| M delay time          | t <sub>DM</sub> | -2  | -    | 2   |      |
| CL "low" level width  | t <sub>WL</sub> | 35  | -    | -   |      |
| CL "high" level width | t <sub>WH</sub> | 35  | -    | -   |      |




**Figure 2. Display Control Waveform**

**MPU Interface**

| Characteristic         | Symbol           | Min  | Type | Max | Unit |
|------------------------|------------------|------|------|-----|------|
| E cycle                | t <sub>C</sub>   | 1000 | -    | -   | ns   |
| E high level width     | t <sub>WH</sub>  | 450  | -    | -   |      |
| E low level width      | t <sub>WL</sub>  | 450  | -    | -   |      |
| E rise time            | t <sub>R</sub>   | -    | -    | 25  |      |
| E fall time            | t <sub>F</sub>   | -    | -    | 25  |      |
| Address set-up time    | t <sub>ASU</sub> | 140  | -    | -   |      |
| Address hold time      | t <sub>AH</sub>  | 10   | -    | -   |      |
| Data set-up time       | t <sub>DSU</sub> | 140  | -    | -   |      |
| Data delay time        | t <sub>D</sub>   | -    | -    | 320 |      |
| Data hold time (write) | t <sub>DHW</sub> | 10   | -    | -   |      |
| Data hold time (read)  | t <sub>DHR</sub> | 20   | -    | -   |      |




**figure 3. MPU Write Timing**




**Figure 4. MPU Read Timing**

**TIMING DIAGRAM (1/64 DUTY)**




**APPLICATION CIRCUIT**

**1/128 duty COMMON driver (NT7107) interface circuit**



PAD DIAGRAM

**Note:** Please connects the substrate to V<sub>DD</sub> or floating



**PAD DIAGRAM**

| NØ. | PAD  |          | COORDINATES |  |
|-----|------|----------|-------------|--|
|     | NAME | X        | Y           |  |
| 1   | ADC  | 1158.00  | -1794.80    |  |
| 2   | M    | 1268.00  | -1794.80    |  |
| 3   | VDD  | 1378.00  | -1794.80    |  |
| 4   | V3R  | 1401.50  | -1494.40    |  |
| 5   | V2R  | 1401.50  | -1384.40    |  |
| 6   | V5R  | 1401.50  | -1274.40    |  |
| 7   | VØR  | 1401.50  | -1164.40    |  |
| 8   | Vee  | 1401.50  | -1054.40    |  |
| 9   | S64  | 1401.50  | -944.40     |  |
| 10  | S63  | 1401.50  | -834.40     |  |
| 11  | S62  | 1401.50  | -724.40     |  |
| 12  | S61  | 1401.50  | -614.40     |  |
| 13  | S60  | 1401.50  | -504.40     |  |
| 14  | S59  | 1401.50  | -394.40     |  |
| 15  | S58  | 1401.50  | -284.40     |  |
| 16  | S57  | 1401.50  | -174.40     |  |
| 17  | S56  | 1401.50  | -64.40      |  |
| 18  | S55  | 1401.50  | 45.60       |  |
| 19  | S54  | 1401.50  | 155.60      |  |
| 20  | S53  | 1401.50  | 265.60      |  |
| 21  | S52  | 1401.50  | 375.60      |  |
| 22  | S51  | 1401.50  | 485.60      |  |
| 23  | S50  | 1401.50  | 595.60      |  |
| 24  | S49  | 1401.50  | 705.60      |  |
| 25  | S48  | 1401.50  | 815.60      |  |
| 26  | S47  | 1401.50  | 925.60      |  |
| 27  | S46  | 1401.50  | 1035.60     |  |
| 28  | S45  | 1401.50  | 1145.60     |  |
| 29  | S44  | 1401.50  | 1255.60     |  |
| 30  | S43  | 1155.50  | 1798.70     |  |
| 31  | S42  | 1045.50  | 1798.70     |  |
| 32  | S41  | 935.50   | 1798.70     |  |
| 33  | S40  | 825.50   | 1798.70     |  |
| 34  | S39  | 715.50   | 1798.70     |  |
| 35  | S38  | 605.50   | 1798.70     |  |
| 36  | S37  | 495.50   | 1798.70     |  |
| 37  | S36  | 385.50   | 1798.70     |  |
| 38  | S35  | 275.50   | 1798.70     |  |
| 39  | S34  | 165.50   | 1798.70     |  |
| 40  | S33  | 55.50    | 1798.70     |  |
| 41  | S32  | -54.50   | 1798.70     |  |
| 42  | S31  | -164.50  | 1798.70     |  |
| 43  | S30  | -274.50  | 1798.70     |  |
| 44  | S29  | -384.50  | 1798.70     |  |
| 45  | S28  | -494.50  | 1798.70     |  |
| 46  | S27  | -604.50  | 1798.70     |  |
| 47  | S26  | -714.50  | 1798.70     |  |
| 48  | S25  | -824.50  | 1798.70     |  |
| 49  | S24  | -934.50  | 1798.70     |  |
| 50  | S23  | -1044.50 | 1798.70     |  |

| NØ. | PAD  |          | COORDINATES |  |
|-----|------|----------|-------------|--|
|     | NAME | X        | Y           |  |
| 51  | S22  | -1154.50 | 1798.70     |  |
| 52  | S21  | -1401.50 | 1255.60     |  |
| 53  | S20  | -1401.50 | 1145.60     |  |
| 54  | S19  | -1401.50 | 1035.60     |  |
| 55  | S18  | -1401.50 | 925.60      |  |
| 56  | S17  | -1401.50 | 815.60      |  |
| 57  | S16  | -1401.50 | 705.60      |  |
| 58  | S15  | -1401.50 | 595.60      |  |
| 59  | S14  | -1401.50 | 485.60      |  |
| 60  | S13  | -1401.50 | 375.60      |  |
| 61  | S12  | -1401.50 | 265.60      |  |
| 62  | S11  | -1401.50 | 155.60      |  |
| 63  | S10  | -1401.50 | 45.60       |  |
| 64  | S9   | -1401.50 | -64.40      |  |
| 65  | S8   | -1401.50 | -174.40     |  |
| 66  | S7   | -1401.50 | -284.40     |  |
| 67  | S6   | -1401.50 | -394.40     |  |
| 68  | S5   | -1401.50 | -504.40     |  |
| 69  | S4   | -1401.50 | -614.40     |  |
| 70  | S3   | -1401.50 | -724.40     |  |
| 71  | S2   | -1401.50 | -834.40     |  |
| 72  | S1   | -1401.50 | -944.40     |  |
| 73  | Vee  | -1401.50 | -1054.40    |  |
| 74  | VØL  | -1401.50 | -1164.40    |  |
| 75  | V5L  | -1401.50 | -1274.40    |  |
| 76  | V2L  | -1401.50 | -1384.40    |  |
| 77  | V3L  | -1401.50 | -1494.40    |  |
| 78  | GND  | -1162.00 | -1794.80    |  |
| 79  | DB0  | -1044.50 | -1794.80    |  |
| 80  | DB1  | -919.50  | -1794.80    |  |
| 81  | DB2  | -794.50  | -1794.80    |  |
| 82  | DB3  | -669.50  | -1794.80    |  |
| 83  | DB4  | -544.50  | -1794.80    |  |
| 84  | DB5  | -419.50  | -1794.80    |  |
| 85  | DB6  | -294.50  | -1794.80    |  |
| 86  | DB7  | -169.50  | -1794.80    |  |
| 87  | CS3  | -52.00   | -1794.80    |  |
| 88  | CS2B | 58.00    | -1794.80    |  |
| 89  | CS1B | 168.00   | -1794.80    |  |
| 90  | RSTB | 278.00   | -1794.80    |  |
| 91  | RW   | 388.00   | -1794.80    |  |
| 92  | RS   | 498.00   | -1794.80    |  |
| 93  | CL   | 608.00   | -1794.80    |  |
| 94  | CLK2 | 718.00   | -1794.80    |  |
| 95  | CLK1 | 828.00   | -1794.80    |  |
| 96  | E    | 938.00   | -1794.80    |  |
| 97  | FRM  | 1048.00  | -1794.80    |  |

**Revision History**

| <b>Ver. No</b> | <b>Date</b> | <b>Page</b> | <b>Description</b>   |
|----------------|-------------|-------------|--|
| 0.11           | 2007/12/17  | 21          | Modify Pad size description.   |
| 0.12           | 2008/09/30  | 18          | Revise Data set-up time ( $t_{DSU}$ ) and sequence of MPU interface timing |